/***************************************************************************//** * \file cyip_crypto.h * * \brief * CRYPTO IP definitions * ******************************************************************************** * \copyright * (c) (2016-2023), Cypress Semiconductor Corporation (an Infineon company) or * an affiliate of Cypress Semiconductor Corporation. * * SPDX-License-Identifier: Apache-2.0 * * Licensed under the Apache License, Version 2.0 (the "License"); * you may not use this file except in compliance with the License. * You may obtain a copy of the License at * * http://www.apache.org/licenses/LICENSE-2.0 * * Unless required by applicable law or agreed to in writing, software * distributed under the License is distributed on an "AS IS" BASIS, * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. * See the License for the specific language governing permissions and * limitations under the License. *******************************************************************************/ #ifndef _CYIP_CRYPTO_H_ #define _CYIP_CRYPTO_H_ #include "cyip_headers.h" /******************************************************************************* * CRYPTO *******************************************************************************/ #define CRYPTO_SECTION_SIZE 0x00010000UL /** * \brief Cryptography component (CRYPTO) */ typedef struct { __IOM uint32_t CTL; /*!< 0x00000000 Control */ __IM uint32_t STATUS; /*!< 0x00000004 Status */ __IOM uint32_t RAM_PWRUP_DELAY; /*!< 0x00000008 Power up delay used for SRAM power domain */ __IM uint32_t RESERVED[5]; __IM uint32_t ERROR_STATUS0; /*!< 0x00000020 Error status 0 */ __IOM uint32_t ERROR_STATUS1; /*!< 0x00000024 Error status 1 */ __IM uint32_t RESERVED1[6]; __IOM uint32_t INSTR_FF_CTL; /*!< 0x00000040 Instruction FIFO control */ __IM uint32_t INSTR_FF_STATUS; /*!< 0x00000044 Instruction FIFO status */ __OM uint32_t INSTR_FF_WR; /*!< 0x00000048 Instruction FIFO write */ __IM uint32_t RESERVED2[13]; __IM uint32_t RF_DATA[16]; /*!< 0x00000080 Register-file */ __IM uint32_t RESERVED3[16]; __IOM uint32_t AES_CTL; /*!< 0x00000100 AES control */ __IM uint32_t RESERVED4[31]; __IM uint32_t STR_RESULT; /*!< 0x00000180 String result */ __IM uint32_t RESERVED5[31]; __IOM uint32_t PR_LFSR_CTL0; /*!< 0x00000200 Pseudo random LFSR control 0 */ __IOM uint32_t PR_LFSR_CTL1; /*!< 0x00000204 Pseudo random LFSR control 1 */ __IOM uint32_t PR_LFSR_CTL2; /*!< 0x00000208 Pseudo random LFSR control 2 */ __IM uint32_t RESERVED6; __IOM uint32_t PR_RESULT; /*!< 0x00000210 Pseudo random result */ __IM uint32_t RESERVED7[27]; __IOM uint32_t TR_CTL0; /*!< 0x00000280 True random control 0 */ __IOM uint32_t TR_CTL1; /*!< 0x00000284 True random control 1 */ __IOM uint32_t TR_RESULT; /*!< 0x00000288 True random result */ __IM uint32_t RESERVED8[5]; __IOM uint32_t TR_GARO_CTL; /*!< 0x000002A0 True random GARO control */ __IOM uint32_t TR_FIRO_CTL; /*!< 0x000002A4 True random FIRO control */ __IM uint32_t RESERVED9[6]; __IOM uint32_t TR_MON_CTL; /*!< 0x000002C0 True random monitor control */ __IM uint32_t RESERVED10; __IOM uint32_t TR_MON_CMD; /*!< 0x000002C8 True random monitor command */ __IM uint32_t RESERVED11; __IOM uint32_t TR_MON_RC_CTL; /*!< 0x000002D0 True random monitor RC control */ __IM uint32_t RESERVED12; __IM uint32_t TR_MON_RC_STATUS0; /*!< 0x000002D8 True random monitor RC status 0 */ __IM uint32_t TR_MON_RC_STATUS1; /*!< 0x000002DC True random monitor RC status 1 */ __IOM uint32_t TR_MON_AP_CTL; /*!< 0x000002E0 True random monitor AP control */ __IM uint32_t RESERVED13; __IM uint32_t TR_MON_AP_STATUS0; /*!< 0x000002E8 True random monitor AP status 0 */ __IM uint32_t TR_MON_AP_STATUS1; /*!< 0x000002EC True random monitor AP status 1 */ __IM uint32_t RESERVED14[4]; __IOM uint32_t SHA_CTL; /*!< 0x00000300 SHA control */ __IM uint32_t RESERVED15[63]; __IOM uint32_t CRC_CTL; /*!< 0x00000400 CRC control */ __IM uint32_t RESERVED16[3]; __IOM uint32_t CRC_DATA_CTL; /*!< 0x00000410 CRC data control */ __IM uint32_t RESERVED17[3]; __IOM uint32_t CRC_POL_CTL; /*!< 0x00000420 CRC polynomial control */ __IM uint32_t RESERVED18[3]; __IOM uint32_t CRC_LFSR_CTL; /*!< 0x00000430 CRC LFSR control */ __IM uint32_t RESERVED19[3]; __IOM uint32_t CRC_REM_CTL; /*!< 0x00000440 CRC remainder control */ __IM uint32_t RESERVED20; __IM uint32_t CRC_REM_RESULT; /*!< 0x00000448 CRC remainder result */ __IM uint32_t RESERVED21[13]; __IOM uint32_t VU_CTL0; /*!< 0x00000480 Vector unit control 0 */ __IOM uint32_t VU_CTL1; /*!< 0x00000484 Vector unit control 1 */ __IM uint32_t RESERVED22[2]; __IM uint32_t VU_STATUS; /*!< 0x00000490 Vector unit status */ __IM uint32_t RESERVED23[203]; __IOM uint32_t INTR; /*!< 0x000007C0 Interrupt register */ __IOM uint32_t INTR_SET; /*!< 0x000007C4 Interrupt set register */ __IOM uint32_t INTR_MASK; /*!< 0x000007C8 Interrupt mask register */ __IM uint32_t INTR_MASKED; /*!< 0x000007CC Interrupt masked register */ __IM uint32_t RESERVED24[3596]; __IOM uint32_t MEM_BUFF[4096]; /*!< 0x00004000 Memory buffer */ } CRYPTO_V1_Type; /*!< Size = 32768 (0x8000) */ /* CRYPTO.CTL */ #define CRYPTO_CTL_PWR_MODE_Pos 0UL #define CRYPTO_CTL_PWR_MODE_Msk 0x3UL #define CRYPTO_CTL_ENABLED_Pos 31UL #define CRYPTO_CTL_ENABLED_Msk 0x80000000UL /* CRYPTO.STATUS */ #define CRYPTO_STATUS_AES_BUSY_Pos 0UL #define CRYPTO_STATUS_AES_BUSY_Msk 0x1UL #define CRYPTO_STATUS_DES_BUSY_Pos 1UL #define CRYPTO_STATUS_DES_BUSY_Msk 0x2UL #define CRYPTO_STATUS_SHA_BUSY_Pos 2UL #define CRYPTO_STATUS_SHA_BUSY_Msk 0x4UL #define CRYPTO_STATUS_CRC_BUSY_Pos 3UL #define CRYPTO_STATUS_CRC_BUSY_Msk 0x8UL #define CRYPTO_STATUS_STR_BUSY_Pos 4UL #define CRYPTO_STATUS_STR_BUSY_Msk 0x10UL #define CRYPTO_STATUS_PR_BUSY_Pos 5UL #define CRYPTO_STATUS_PR_BUSY_Msk 0x20UL #define CRYPTO_STATUS_TR_BUSY_Pos 6UL #define CRYPTO_STATUS_TR_BUSY_Msk 0x40UL #define CRYPTO_STATUS_VU_BUSY_Pos 7UL #define CRYPTO_STATUS_VU_BUSY_Msk 0x80UL #define CRYPTO_STATUS_CMD_FF_BUSY_Pos 31UL #define CRYPTO_STATUS_CMD_FF_BUSY_Msk 0x80000000UL /* CRYPTO.RAM_PWRUP_DELAY */ #define CRYPTO_RAM_PWRUP_DELAY_PWRUP_DELAY_Pos 0UL #define CRYPTO_RAM_PWRUP_DELAY_PWRUP_DELAY_Msk 0x3FFUL /* CRYPTO.ERROR_STATUS0 */ #define CRYPTO_ERROR_STATUS0_DATA32_Pos 0UL #define CRYPTO_ERROR_STATUS0_DATA32_Msk 0xFFFFFFFFUL /* CRYPTO.ERROR_STATUS1 */ #define CRYPTO_ERROR_STATUS1_DATA23_Pos 0UL #define CRYPTO_ERROR_STATUS1_DATA23_Msk 0xFFFFFFUL #define CRYPTO_ERROR_STATUS1_IDX_Pos 24UL #define CRYPTO_ERROR_STATUS1_IDX_Msk 0x7000000UL #define CRYPTO_ERROR_STATUS1_VALID_Pos 31UL #define CRYPTO_ERROR_STATUS1_VALID_Msk 0x80000000UL /* CRYPTO.INSTR_FF_CTL */ #define CRYPTO_INSTR_FF_CTL_EVENT_LEVEL_Pos 0UL #define CRYPTO_INSTR_FF_CTL_EVENT_LEVEL_Msk 0x7UL #define CRYPTO_INSTR_FF_CTL_CLEAR_Pos 16UL #define CRYPTO_INSTR_FF_CTL_CLEAR_Msk 0x10000UL #define CRYPTO_INSTR_FF_CTL_BLOCK_Pos 17UL #define CRYPTO_INSTR_FF_CTL_BLOCK_Msk 0x20000UL /* CRYPTO.INSTR_FF_STATUS */ #define CRYPTO_INSTR_FF_STATUS_USED_Pos 0UL #define CRYPTO_INSTR_FF_STATUS_USED_Msk 0xFUL #define CRYPTO_INSTR_FF_STATUS_EVENT_Pos 16UL #define CRYPTO_INSTR_FF_STATUS_EVENT_Msk 0x10000UL #define CRYPTO_INSTR_FF_STATUS_BUSY_Pos 31UL #define CRYPTO_INSTR_FF_STATUS_BUSY_Msk 0x80000000UL /* CRYPTO.INSTR_FF_WR */ #define CRYPTO_INSTR_FF_WR_DATA32_Pos 0UL #define CRYPTO_INSTR_FF_WR_DATA32_Msk 0xFFFFFFFFUL /* CRYPTO.RF_DATA */ #define CRYPTO_RF_DATA_DATA32_Pos 0UL #define CRYPTO_RF_DATA_DATA32_Msk 0xFFFFFFFFUL /* CRYPTO.AES_CTL */ #define CRYPTO_AES_CTL_KEY_SIZE_Pos 0UL #define CRYPTO_AES_CTL_KEY_SIZE_Msk 0x3UL /* CRYPTO.STR_RESULT */ #define CRYPTO_STR_RESULT_MEMCMP_Pos 0UL #define CRYPTO_STR_RESULT_MEMCMP_Msk 0x1UL /* CRYPTO.PR_LFSR_CTL0 */ #define CRYPTO_PR_LFSR_CTL0_LFSR32_Pos 0UL #define CRYPTO_PR_LFSR_CTL0_LFSR32_Msk 0xFFFFFFFFUL /* CRYPTO.PR_LFSR_CTL1 */ #define CRYPTO_PR_LFSR_CTL1_LFSR31_Pos 0UL #define CRYPTO_PR_LFSR_CTL1_LFSR31_Msk 0x7FFFFFFFUL /* CRYPTO.PR_LFSR_CTL2 */ #define CRYPTO_PR_LFSR_CTL2_LFSR29_Pos 0UL #define CRYPTO_PR_LFSR_CTL2_LFSR29_Msk 0x1FFFFFFFUL /* CRYPTO.PR_RESULT */ #define CRYPTO_PR_RESULT_DATA32_Pos 0UL #define CRYPTO_PR_RESULT_DATA32_Msk 0xFFFFFFFFUL /* CRYPTO.TR_CTL0 */ #define CRYPTO_TR_CTL0_SAMPLE_CLOCK_DIV_Pos 0UL #define CRYPTO_TR_CTL0_SAMPLE_CLOCK_DIV_Msk 0xFFUL #define CRYPTO_TR_CTL0_RED_CLOCK_DIV_Pos 8UL #define CRYPTO_TR_CTL0_RED_CLOCK_DIV_Msk 0xFF00UL #define CRYPTO_TR_CTL0_INIT_DELAY_Pos 16UL #define CRYPTO_TR_CTL0_INIT_DELAY_Msk 0xFF0000UL #define CRYPTO_TR_CTL0_VON_NEUMANN_CORR_Pos 24UL #define CRYPTO_TR_CTL0_VON_NEUMANN_CORR_Msk 0x1000000UL #define CRYPTO_TR_CTL0_STOP_ON_AP_DETECT_Pos 28UL #define CRYPTO_TR_CTL0_STOP_ON_AP_DETECT_Msk 0x10000000UL #define CRYPTO_TR_CTL0_STOP_ON_RC_DETECT_Pos 29UL #define CRYPTO_TR_CTL0_STOP_ON_RC_DETECT_Msk 0x20000000UL /* CRYPTO.TR_CTL1 */ #define CRYPTO_TR_CTL1_RO11_EN_Pos 0UL #define CRYPTO_TR_CTL1_RO11_EN_Msk 0x1UL #define CRYPTO_TR_CTL1_RO15_EN_Pos 1UL #define CRYPTO_TR_CTL1_RO15_EN_Msk 0x2UL #define CRYPTO_TR_CTL1_GARO15_EN_Pos 2UL #define CRYPTO_TR_CTL1_GARO15_EN_Msk 0x4UL #define CRYPTO_TR_CTL1_GARO31_EN_Pos 3UL #define CRYPTO_TR_CTL1_GARO31_EN_Msk 0x8UL #define CRYPTO_TR_CTL1_FIRO15_EN_Pos 4UL #define CRYPTO_TR_CTL1_FIRO15_EN_Msk 0x10UL #define CRYPTO_TR_CTL1_FIRO31_EN_Pos 5UL #define CRYPTO_TR_CTL1_FIRO31_EN_Msk 0x20UL /* CRYPTO.TR_RESULT */ #define CRYPTO_TR_RESULT_DATA32_Pos 0UL #define CRYPTO_TR_RESULT_DATA32_Msk 0xFFFFFFFFUL /* CRYPTO.TR_GARO_CTL */ #define CRYPTO_TR_GARO_CTL_POLYNOMIAL31_Pos 0UL #define CRYPTO_TR_GARO_CTL_POLYNOMIAL31_Msk 0x7FFFFFFFUL /* CRYPTO.TR_FIRO_CTL */ #define CRYPTO_TR_FIRO_CTL_POLYNOMIAL31_Pos 0UL #define CRYPTO_TR_FIRO_CTL_POLYNOMIAL31_Msk 0x7FFFFFFFUL /* CRYPTO.TR_MON_CTL */ #define CRYPTO_TR_MON_CTL_BITSTREAM_SEL_Pos 0UL #define CRYPTO_TR_MON_CTL_BITSTREAM_SEL_Msk 0x3UL /* CRYPTO.TR_MON_CMD */ #define CRYPTO_TR_MON_CMD_START_AP_Pos 0UL #define CRYPTO_TR_MON_CMD_START_AP_Msk 0x1UL #define CRYPTO_TR_MON_CMD_START_RC_Pos 1UL #define CRYPTO_TR_MON_CMD_START_RC_Msk 0x2UL /* CRYPTO.TR_MON_RC_CTL */ #define CRYPTO_TR_MON_RC_CTL_CUTOFF_COUNT8_Pos 0UL #define CRYPTO_TR_MON_RC_CTL_CUTOFF_COUNT8_Msk 0xFFUL /* CRYPTO.TR_MON_RC_STATUS0 */ #define CRYPTO_TR_MON_RC_STATUS0_BIT_Pos 0UL #define CRYPTO_TR_MON_RC_STATUS0_BIT_Msk 0x1UL /* CRYPTO.TR_MON_RC_STATUS1 */ #define CRYPTO_TR_MON_RC_STATUS1_REP_COUNT_Pos 0UL #define CRYPTO_TR_MON_RC_STATUS1_REP_COUNT_Msk 0xFFUL /* CRYPTO.TR_MON_AP_CTL */ #define CRYPTO_TR_MON_AP_CTL_CUTOFF_COUNT16_Pos 0UL #define CRYPTO_TR_MON_AP_CTL_CUTOFF_COUNT16_Msk 0xFFFFUL #define CRYPTO_TR_MON_AP_CTL_WINDOW_SIZE_Pos 16UL #define CRYPTO_TR_MON_AP_CTL_WINDOW_SIZE_Msk 0xFFFF0000UL /* CRYPTO.TR_MON_AP_STATUS0 */ #define CRYPTO_TR_MON_AP_STATUS0_BIT_Pos 0UL #define CRYPTO_TR_MON_AP_STATUS0_BIT_Msk 0x1UL /* CRYPTO.TR_MON_AP_STATUS1 */ #define CRYPTO_TR_MON_AP_STATUS1_OCC_COUNT_Pos 0UL #define CRYPTO_TR_MON_AP_STATUS1_OCC_COUNT_Msk 0xFFFFUL #define CRYPTO_TR_MON_AP_STATUS1_WINDOW_INDEX_Pos 16UL #define CRYPTO_TR_MON_AP_STATUS1_WINDOW_INDEX_Msk 0xFFFF0000UL /* CRYPTO.SHA_CTL */ #define CRYPTO_SHA_CTL_MODE_Pos 0UL #define CRYPTO_SHA_CTL_MODE_Msk 0x7UL /* CRYPTO.CRC_CTL */ #define CRYPTO_CRC_CTL_DATA_REVERSE_Pos 0UL #define CRYPTO_CRC_CTL_DATA_REVERSE_Msk 0x1UL #define CRYPTO_CRC_CTL_REM_REVERSE_Pos 8UL #define CRYPTO_CRC_CTL_REM_REVERSE_Msk 0x100UL /* CRYPTO.CRC_DATA_CTL */ #define CRYPTO_CRC_DATA_CTL_DATA_XOR_Pos 0UL #define CRYPTO_CRC_DATA_CTL_DATA_XOR_Msk 0xFFUL /* CRYPTO.CRC_POL_CTL */ #define CRYPTO_CRC_POL_CTL_POLYNOMIAL_Pos 0UL #define CRYPTO_CRC_POL_CTL_POLYNOMIAL_Msk 0xFFFFFFFFUL /* CRYPTO.CRC_LFSR_CTL */ #define CRYPTO_CRC_LFSR_CTL_LFSR32_Pos 0UL #define CRYPTO_CRC_LFSR_CTL_LFSR32_Msk 0xFFFFFFFFUL /* CRYPTO.CRC_REM_CTL */ #define CRYPTO_CRC_REM_CTL_REM_XOR_Pos 0UL #define CRYPTO_CRC_REM_CTL_REM_XOR_Msk 0xFFFFFFFFUL /* CRYPTO.CRC_REM_RESULT */ #define CRYPTO_CRC_REM_RESULT_REM_Pos 0UL #define CRYPTO_CRC_REM_RESULT_REM_Msk 0xFFFFFFFFUL /* CRYPTO.VU_CTL0 */ #define CRYPTO_VU_CTL0_ALWAYS_EXECUTE_Pos 0UL #define CRYPTO_VU_CTL0_ALWAYS_EXECUTE_Msk 0x1UL /* CRYPTO.VU_CTL1 */ #define CRYPTO_VU_CTL1_ADDR_Pos 14UL #define CRYPTO_VU_CTL1_ADDR_Msk 0xFFFFC000UL /* CRYPTO.VU_STATUS */ #define CRYPTO_VU_STATUS_CARRY_Pos 0UL #define CRYPTO_VU_STATUS_CARRY_Msk 0x1UL #define CRYPTO_VU_STATUS_EVEN_Pos 1UL #define CRYPTO_VU_STATUS_EVEN_Msk 0x2UL #define CRYPTO_VU_STATUS_ZERO_Pos 2UL #define CRYPTO_VU_STATUS_ZERO_Msk 0x4UL #define CRYPTO_VU_STATUS_ONE_Pos 3UL #define CRYPTO_VU_STATUS_ONE_Msk 0x8UL /* CRYPTO.INTR */ #define CRYPTO_INTR_INSTR_FF_LEVEL_Pos 0UL #define CRYPTO_INTR_INSTR_FF_LEVEL_Msk 0x1UL #define CRYPTO_INTR_INSTR_FF_OVERFLOW_Pos 1UL #define CRYPTO_INTR_INSTR_FF_OVERFLOW_Msk 0x2UL #define CRYPTO_INTR_TR_INITIALIZED_Pos 2UL #define CRYPTO_INTR_TR_INITIALIZED_Msk 0x4UL #define CRYPTO_INTR_TR_DATA_AVAILABLE_Pos 3UL #define CRYPTO_INTR_TR_DATA_AVAILABLE_Msk 0x8UL #define CRYPTO_INTR_PR_DATA_AVAILABLE_Pos 4UL #define CRYPTO_INTR_PR_DATA_AVAILABLE_Msk 0x10UL #define CRYPTO_INTR_INSTR_OPC_ERROR_Pos 16UL #define CRYPTO_INTR_INSTR_OPC_ERROR_Msk 0x10000UL #define CRYPTO_INTR_INSTR_CC_ERROR_Pos 17UL #define CRYPTO_INTR_INSTR_CC_ERROR_Msk 0x20000UL #define CRYPTO_INTR_BUS_ERROR_Pos 18UL #define CRYPTO_INTR_BUS_ERROR_Msk 0x40000UL #define CRYPTO_INTR_TR_AP_DETECT_ERROR_Pos 19UL #define CRYPTO_INTR_TR_AP_DETECT_ERROR_Msk 0x80000UL #define CRYPTO_INTR_TR_RC_DETECT_ERROR_Pos 20UL #define CRYPTO_INTR_TR_RC_DETECT_ERROR_Msk 0x100000UL /* CRYPTO.INTR_SET */ #define CRYPTO_INTR_SET_INSTR_FF_LEVEL_Pos 0UL #define CRYPTO_INTR_SET_INSTR_FF_LEVEL_Msk 0x1UL #define CRYPTO_INTR_SET_INSTR_FF_OVERFLOW_Pos 1UL #define CRYPTO_INTR_SET_INSTR_FF_OVERFLOW_Msk 0x2UL #define CRYPTO_INTR_SET_TR_INITIALIZED_Pos 2UL #define CRYPTO_INTR_SET_TR_INITIALIZED_Msk 0x4UL #define CRYPTO_INTR_SET_TR_DATA_AVAILABLE_Pos 3UL #define CRYPTO_INTR_SET_TR_DATA_AVAILABLE_Msk 0x8UL #define CRYPTO_INTR_SET_PR_DATA_AVAILABLE_Pos 4UL #define CRYPTO_INTR_SET_PR_DATA_AVAILABLE_Msk 0x10UL #define CRYPTO_INTR_SET_INSTR_OPC_ERROR_Pos 16UL #define CRYPTO_INTR_SET_INSTR_OPC_ERROR_Msk 0x10000UL #define CRYPTO_INTR_SET_INSTR_CC_ERROR_Pos 17UL #define CRYPTO_INTR_SET_INSTR_CC_ERROR_Msk 0x20000UL #define CRYPTO_INTR_SET_BUS_ERROR_Pos 18UL #define CRYPTO_INTR_SET_BUS_ERROR_Msk 0x40000UL #define CRYPTO_INTR_SET_TR_AP_DETECT_ERROR_Pos 19UL #define CRYPTO_INTR_SET_TR_AP_DETECT_ERROR_Msk 0x80000UL #define CRYPTO_INTR_SET_TR_RC_DETECT_ERROR_Pos 20UL #define CRYPTO_INTR_SET_TR_RC_DETECT_ERROR_Msk 0x100000UL /* CRYPTO.INTR_MASK */ #define CRYPTO_INTR_MASK_INSTR_FF_LEVEL_Pos 0UL #define CRYPTO_INTR_MASK_INSTR_FF_LEVEL_Msk 0x1UL #define CRYPTO_INTR_MASK_INSTR_FF_OVERFLOW_Pos 1UL #define CRYPTO_INTR_MASK_INSTR_FF_OVERFLOW_Msk 0x2UL #define CRYPTO_INTR_MASK_TR_INITIALIZED_Pos 2UL #define CRYPTO_INTR_MASK_TR_INITIALIZED_Msk 0x4UL #define CRYPTO_INTR_MASK_TR_DATA_AVAILABLE_Pos 3UL #define CRYPTO_INTR_MASK_TR_DATA_AVAILABLE_Msk 0x8UL #define CRYPTO_INTR_MASK_PR_DATA_AVAILABLE_Pos 4UL #define CRYPTO_INTR_MASK_PR_DATA_AVAILABLE_Msk 0x10UL #define CRYPTO_INTR_MASK_INSTR_OPC_ERROR_Pos 16UL #define CRYPTO_INTR_MASK_INSTR_OPC_ERROR_Msk 0x10000UL #define CRYPTO_INTR_MASK_INSTR_CC_ERROR_Pos 17UL #define CRYPTO_INTR_MASK_INSTR_CC_ERROR_Msk 0x20000UL #define CRYPTO_INTR_MASK_BUS_ERROR_Pos 18UL #define CRYPTO_INTR_MASK_BUS_ERROR_Msk 0x40000UL #define CRYPTO_INTR_MASK_TR_AP_DETECT_ERROR_Pos 19UL #define CRYPTO_INTR_MASK_TR_AP_DETECT_ERROR_Msk 0x80000UL #define CRYPTO_INTR_MASK_TR_RC_DETECT_ERROR_Pos 20UL #define CRYPTO_INTR_MASK_TR_RC_DETECT_ERROR_Msk 0x100000UL /* CRYPTO.INTR_MASKED */ #define CRYPTO_INTR_MASKED_INSTR_FF_LEVEL_Pos 0UL #define CRYPTO_INTR_MASKED_INSTR_FF_LEVEL_Msk 0x1UL #define CRYPTO_INTR_MASKED_INSTR_FF_OVERFLOW_Pos 1UL #define CRYPTO_INTR_MASKED_INSTR_FF_OVERFLOW_Msk 0x2UL #define CRYPTO_INTR_MASKED_TR_INITIALIZED_Pos 2UL #define CRYPTO_INTR_MASKED_TR_INITIALIZED_Msk 0x4UL #define CRYPTO_INTR_MASKED_TR_DATA_AVAILABLE_Pos 3UL #define CRYPTO_INTR_MASKED_TR_DATA_AVAILABLE_Msk 0x8UL #define CRYPTO_INTR_MASKED_PR_DATA_AVAILABLE_Pos 4UL #define CRYPTO_INTR_MASKED_PR_DATA_AVAILABLE_Msk 0x10UL #define CRYPTO_INTR_MASKED_INSTR_OPC_ERROR_Pos 16UL #define CRYPTO_INTR_MASKED_INSTR_OPC_ERROR_Msk 0x10000UL #define CRYPTO_INTR_MASKED_INSTR_CC_ERROR_Pos 17UL #define CRYPTO_INTR_MASKED_INSTR_CC_ERROR_Msk 0x20000UL #define CRYPTO_INTR_MASKED_BUS_ERROR_Pos 18UL #define CRYPTO_INTR_MASKED_BUS_ERROR_Msk 0x40000UL #define CRYPTO_INTR_MASKED_TR_AP_DETECT_ERROR_Pos 19UL #define CRYPTO_INTR_MASKED_TR_AP_DETECT_ERROR_Msk 0x80000UL #define CRYPTO_INTR_MASKED_TR_RC_DETECT_ERROR_Pos 20UL #define CRYPTO_INTR_MASKED_TR_RC_DETECT_ERROR_Msk 0x100000UL /* CRYPTO.MEM_BUFF */ #define CRYPTO_MEM_BUFF_DATA32_Pos 0UL #define CRYPTO_MEM_BUFF_DATA32_Msk 0xFFFFFFFFUL #endif /* _CYIP_CRYPTO_H_ */ /* [] END OF FILE */