Lines Matching +full:requirements +full:- +full:dev
8 * - Data structures and the address mapping for all peripherals
9 * - Peripheral's registers declarations and bits definition
10 * - Macros to access peripherals registers hardware
20 * If no LICENSE file comes with this software, it is provided AS-IS.
59 …/****** Cortex-M Processor Exceptions Numbers ***************************************************…
60 …NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt …
61 …HardFault_IRQn = -13, /*!< 4 Cortex-M Memory Management Interrupt …
62 …MemoryManagement_IRQn = -12, /*!< 4 Cortex-M Memory Management Interrupt …
63 …BusFault_IRQn = -11, /*!< 5 Cortex-M Bus Fault Interrupt …
64 …UsageFault_IRQn = -10, /*!< 6 Cortex-M Usage Fault Interrupt …
65 …SVCall_IRQn = -5, /*!< 11 Cortex-M SV Call Interrupt …
66 …DebugMonitor_IRQn = -4, /*!< 12 Cortex-M Debug Monitor Interrupt …
67 …PendSV_IRQn = -2, /*!< 14 Cortex-M Pend SV Interrupt …
68 …SysTick_IRQn = -1, /*!< 15 Cortex-M System Tick Interrupt …
164 …CEC_IRQn = 94, /*!< HDMI-CEC global Interrupt …
167 …SPDIF_RX_IRQn = 97, /*!< SPDIF-RX global Interrupt …
198 …nCTIIRQ1_IRQn = 128, /*!< Cortex-M4 CTI interrupt 1 …
199 …nCTIIRQ2_IRQn = 129, /*!< Cortex-M4 CTI interrupt 2 …
219 …WAKEUP_PIN_IRQn = 149, /*!< Interrupt for all 6 wake-up pins …
234 * @brief Configuration of the Cortex-M4/ Cortex-M7 Processor and Core Peripherals
236 #define __CM4_REV 0x0001 /*!< Cortex-M4 revision r0p1 */
242 #include "core_cm4.h" /*!< Cortex-M4 processor and core peripherals */
268 …__IO uint32_t PCSEL; /*!< ADC pre-channel selection, Address of…
281 …uint32_t RESERVED5[4]; /*!< Reserved, 0x050 - 0x05C …
286 …uint32_t RESERVED6[4]; /*!< Reserved, 0x070 - 0x07C …
291 …uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C …
305 …SERVED11[200]; /*!< Reserved, 0x0D4 - 0x3F0 */
318 …__IO uint32_t CDR2; /*!< ADC common regular data register for 32-bit dual mode Address offset: ADC…
339 …[4]; /*!< Reserved, 0x030 - 0x03C */
348 …[8]; /*!< Reserved, 0x060 - 0x07C */
375 …[2]; /*!< Reserved, 0x0E8 - 0x0EC */
405 …__IO uint32_t RESERVED1[111]; /*!< Reserved, 0x144 - 0x…
435 uint32_t RESERVED3[247]; /*!< Reserved, 0x018 - 0x3F0 */
453 …uint32_t RESERVED3[247]; /*!< Reserved, 0x018 - 0x3F0…
480 …__IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offs…
481 …__IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offs…
482 …__IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offs…
483 …__IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offs…
484 …__IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offs…
485 …__IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offs…
486 …__IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offs…
487 …__IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offs…
488 …__IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offs…
498 …ED0[232]; /*!< Reserved, Address offset: 0x50 - 0x3EC */
512 …ED0[2]; /*!< Reserved Address offset: 0x008-0x00C */
519 …ED2[2]; /*!< Reserved Address offset: 0x028-0x02C */
523 …ED3[5]; /*!< Reserved Address offset: 0x03C-0x04C */
525 …ED4[3]; /*!< Reserved Address offset: 0x054-0x05C */
528 …ED5[22]; /*!< Reserved Address offset: 0x068-0x0BC */
530 …ED6[2]; /*!< Reserved Address offset: 0x0C4-0x0C8 */
538 …ED7[2]; /*!< Reserved Address offset: 0x0E8-0x0EC */
540 …ED8[3]; /*!< Reserved Address offset: 0x0F4-0x0FC */
550 …ED9[5]; /*!< Reserved Address offset: 0x124-0x134 */
553 …ED10[16]; /*!< Reserved Address offset: 0x140-0x17C */
567 …ED13[2]; /*!< Reserved Address offset: 0x1B4-0x1B8 */
571 …ED15[15]; /*!< Reserved Address offset: 0x1C8-0x200 */
578 …ED16[2]; /*!< Reserved Address offset: 0x21C-0x220 */
582 …ED17[4]; /*!< Reserved Address offset: 0x230-0x23C */
585 …ED18[2]; /*!< Reserved Address offset: 0x248-0x24C */
594 …ED22[36]; /*!< Reserved Address offset: 0x270-0x2FC */
600 …ED23[3]; /*!< Reserved Address offset: 0x314-0x31C */
603 …ED24[17]; /*!< Reserved Address offset: 0x328-0x368 */
606 …ED25[34]; /*!< Reserved Address offset: 0x374-0x3F8 */
611 …ED26[33]; /*!< Reserved Address offset: 0x40C-0x48C */
617 …ED27[4]; /*!< Reserved Address offset: 0x4A4-0x4B0 */
620 …ED28[33]; /*!< Reserved Address offset: 0x4BC-0x53C */
642 …t32_t RESERVED1[3]; /*!< Reserved Address offset: 0x024-0x02C */
650 …t32_t RESERVED5[233]; /*!< Reserved Address offset: 0x04C-0x3EC */
686 … uint32_t RESERVED0[70]; /*!< Reserved Address offset: 0x060-0x174 */
693 … uint32_t RESERVED1[12]; /*!< Reserved Address offset: 0x190-0x1BC */
700 … uint32_t RESERVED2[10]; /*!< Reserved Address offset: 0x1D8-0x1FC */
707 … uint32_t RESERVED3[10]; /*!< Reserved Address offset: 0x218-0x23C */
714 … uint32_t RESERVED4[10]; /*!< Reserved Address offset: 0x258-0x27C */
765 uint32_t RESERVED[508];/*!< Reserved, 0x000 - 0x7F0 */
811 …uint32_t RESERVED[242]; /*!< Reserved, 0x02C - 0x3F0 …
837 __IO uint32_t RESERVED[247]; /*!< Reserved, Address offset: 0x10 - 0x3E8 */
865 …uint32_t RESERVED0[169]; /*!< Reserved, 0x144 -> 0x144 …
882 …uint32_t RESERVED2[250]; /*!< Reserved, 0x10 - 0x…
918 … /*!< Reserved Address offset: 0x0018-0x004C */
925 … /*!< Reserved Address offset: 0x0068-0x006C */
927 … /*!< Reserved Address offset: 0x0074-0x008C */
942 … /*!< Reserved Address offset: 0x00C8-0x00CC */
946 …__IO uint32_t MAC1USTCR; /*!< microsecond-tick counter register Ad…
947 … /*!< Reserved Address offset: 0x00E0-0x00F4 */
949 … /*!< Reserved Address offset: 0x00FC-0x010C */
952 … /*!< Reserved Address offset: 0x0118-0x011C */
955 … /*!< Reserved Address offset: 0x0128-0x01FC */
958 … /*!< Reserved Address offset: 0x0208-0x02FC */
967 …; /*!< Reserved Address offset: 0x0320-0x06FC */
973 … /*!< Reserved Address offset: 0x0714-0x0748 */
976 …; /*!< Reserved Address offset: 0x0754-0x0764 */
978 …0]; /*!< Reserved Address offset: 0x076C-0x0790 */
981 …0]; /*!< Reserved Address offset: 0x079C-0x07C0 */
983 …; /*!< Reserved Address offset: 0x07C8-0x07E8 */
988 …]; /*!< Reserved Address offset: 0x07FC-0x08FC */
991 … /*!< Reserved Address offset: 0x0908-0x090C */
996 … /*!< Reserved Address offset: 0x0920-0x092C */
999 … /*!< Reserved Address offset: 0x0938-0x093C */
1004 …; /*!< Reserved Address offset: 0x0950-0x0ADC */
1006 … /*!< Reserved Address offset: 0x0AE4-0x0AFC */
1008 …__IO uint32_t MACSSIR; /*!< Sub-second increment register Ad…
1016 … /*!< Reserved Address offset: 0x0B24-0x0B2C */
1019 … /*!< Reserved Address offset: 0x0B38-0x0B3C */
1028 … /*!< Reserved Address offset: 0x0B60-0x0B6C */
1030 … /*!< Reserved Address offset: 0x0B74-0x0B7C */
1035 … /*!< Reserved Address offset: 0x0B90-0x0BBC */
1041 … /*!< Reserved Address offset: 0x0BD4-0x0BFC */
1043 … /*!< Reserved Address offset: 0x0C04-0x0C1C */
1045 … /*!< Reserved Address offset: 0x0C24-0x0CFC */
1049 … /*!< Reserved Address offset: 0x0D0C-0x0D10 */
1051 … /*!< Reserved Address offset: 0x0D18-0x0D28 */
1073 …; /*!< Reserved Address offset: 0x0D80-0x0FFC */
1078 … /*!< Reserved Address offset: 0x1010-0x101C */
1082 … /*!< Reserved Address offset: 0x102C-0x10FC */
1086 … /*!< Reserved Address offset: 0x110C-0x1110 */
1107 … /*!< Reserved Address offset: 0x1164-0x1168 */
1109 … /*!< Reserved Address offset: 0x1170-0x117C */
1112 … /*!< Reserved Address offset: 0x1188-0x1190 */
1114 … /*!< Reserved Address offset: 0x1198-0x119C */
1116 … /*!< Reserved Address offset: 0x11A4-0x11A8 */
1124 … /*!< Reserved Address offset: 0x11C8-0x11D0 */
1126 … /*!< Reserved Address offset: 0x11D8-0x11DC */
1128 … /*!< Reserved Address offset: 0x11E4-0x11E8 */
1144 …uint32_t RESERVED1[2]; /*!< Reserved, offset 0x18 -> 0x20 …
1151 …uint32_t RESERVED2[2]; /*!< Reserved, offset 0x38 -> 0x40 …
1158 …uint32_t RESERVED3[2]; /*!< Reserved, offset 0x58 -> 0x5C …
1160 …uint32_t RESERVED4[4]; /*!< Reserved, offset 0x70 -> 0x7C …
1162 … /*!< Reserved, Address offset: 0x84 - 0x8C */
1164 … /*!< Reserved, Address offset: 0x94 - 0x9C */
1166 … /*!< Reserved, Address offset: 0xA4 - 0xBC */
1169 … /*!< Reserved, Address offset: 0xC8 - 0xCC */
1172 … /*!< Reserved, Address offset: 0xD8 - 0xDC */
1175 …uint32_t RESERVED10[182]; /*!< Reserved, offset 0xE8 -> 0x3BC …
1199 …uint32_t RESERVED1[2]; /*!< Reserved, offset 0x08 -> 0x10 …
1202 …uint32_t RESERVED2[2]; /*!< Reserved, offset 0x18 -> 0x20 …
1205 …uint32_t RESERVED3[6]; /*!< Reserved, offset 0x28 -> 0x40 …
1215 … BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)…
1216 …__IO uint32_t PCSCNTR; /*!< PSRAM chip-select counter register(PCSCNTR), …
1225 __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
1240 uint32_t RESERVED[110]; /*!< Reserved, 0x94->0x250 */
1255 uint32_t RESERVED3[87]; /*!< Reserved, 0x28C->0x3EC */
1273 …__IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: …
1278 … AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x020-0x024 */
1282 … RESERVED1[229]; /*!< Reserved, Address offset: 0x034-0x3C4 */
1308 …*!< Reserved, Address offset: 0x08-0x14 */
1315 …*!< Reserved, Address offset: 0x30-0x40 */
1317 …*!< Reserved, Address offset: 0x48-0x54 */
1319 …*!< Reserved, Address offset: 0x5C-0x3F0 */
1337 * @brief Inter-integrated Circuit Interface
1353 uint32_t RESERVED[241]; /*!< Reserved, 0x2C->0x3F0 */
1372 uint32_t RESERVED[246]; /*!< Reserved, 0x18->0x3EC */
1393 …ved20[4]; /* Reserved Address offset: 20h-2Ch */
1400 …ved48[2]; /* Reserved Address offset: 48h-4Ch */
1401 …MEM0[16]; /*!< JPEG quantization tables 0, Address offset: 50h-8Ch */
1402 …MEM1[16]; /*!< JPEG quantization tables 1, Address offset: 90h-CCh */
1403 …MEM2[16]; /*!< JPEG quantization tables 2, Address offset: D0h-10Ch */
1404 …MEM3[16]; /*!< JPEG quantization tables 3, Address offset: 110h-14Ch */
1405 …UFFMIN[16]; /*!< JPEG HuffMin tables, Address offset: 150h-18Ch */
1406 …UFFBASE[32]; /*!< JPEG HuffSymb tables, Address offset: 190h-20Ch */
1407 …UFFSYMB[84]; /*!< JPEG HUFFSYMB tables, Address offset: 210h-35Ch */
1408 …HTMEM[103]; /*!< JPEG DHTMem tables, Address offset: 360h-4F8h */
1410 …UFFENC_AC0[88]; /*!< JPEG encodor, AC Huffman table 0, Address offset: 500h-65Ch */
1411 …UFFENC_AC1[88]; /*!< JPEG encodor, AC Huffman table 1, Address offset: 660h-7BCh */
1412 …UFFENC_DC0[8]; /*!< JPEG encodor, DC Huffman table 0, Address offset: 7C0h-7DCh */
1413 …UFFENC_DC1[8]; /*!< JPEG encodor, DC Huffman table 1, Address offset: 7E0h-7FCh */
1429 __IO uint32_t RAM[16]; /*!< LCD display memory, Address offset: 0x14-0x50 */
1433 * @brief LCD-TFT Display Controller
1438 uint32_t RESERVED0[2]; /*!< Reserved, 0x00-0x04 */
1444 uint32_t RESERVED1[2]; /*!< Reserved, 0x1C-0x20 */
1458 * @brief LCD-TFT Display layer x Controller
1488 uint32_t RESERVED1[64]; /*!< Reserved Address offset: 0x00C-0x108 */
1490 uint32_t RESERVED2[63]; /*!< Reserved Address offset: 0x110-0x208 */
1492 uint32_t RESERVED3[891]; /*!< Reserved Address offset: 0x210-0xFF8 */
1505 uint8_t RESERVED0[0x100 - 0x10];
1553 uint32_t RESERVED1[4]; /*!< Reserved, Address offsets: 0x010-0x01C */
1555 uint32_t RESERVED2[1003]; /*!< Reserved, Address offsets: 0x024-0xFCC */
1557 __IO uint32_t RESERVED3[3]; /*!< Reserved, Address offsets: 0xFD4-0xFDC */
1558 …__IO uint32_t PIDR[4]; /*!< STGENC Peripheral ID0-ID3 Registers, Address offset: 0…
1559 …__IO uint32_t CIDR[4]; /*!< STGENC Component ID0-ID3 Registers, Address offset: 0…
1569 uint32_t RESERVED1[1010]; /*!< Reserved, Address offsets: 0x008-0xFCC */
1571 __IO uint32_t RESERVED2[3]; /*!< Reserved, Address offsets: 0xFD4-0xFDC */
1572 __IO uint32_t PIDR[4]; /*!< STGENR Peripheral ID0-ID3 Registers, Address offset: 0xFE0 */
1573 __IO uint32_t CIDR[4]; /*!< STGENR Component ID0-ID3 Registers, Address offset: 0xFF0 */
1605 … uint32_t RESERVED0[2]; /*!< Reserved, 0x18-0x1C Address offset: 0x18 */
1610 … uint32_t RESERVED1[241]; /*!< Reserved, 0x30-0x3F0 Address offset: 0x30 */
1624 …uint32_t RESERVED0[2]; /*!< Reserved, 0x04-0x08 Addr…
1631 …__IO uint32_t ASSCKSELR; /*!< RCC AXI Sub-System Clock Selection Register …
1635 …uint32_t RESERVED2[2]; /*!< Reserved, 0x34-0x38 Addr…
1639 …__IO uint32_t MSSCKSELR; /*!< RCC MCU Sub-System Clock Selection Register …
1640 …uint32_t RESERVED3[13]; /*!< Reserved, 0x4C-0x7C Addr…
1651 …uint32_t RESERVED4[6]; /*!< Reserved, 0xA8-0xBC Addr…
1660 …uint32_t RESERVED6[8]; /*!< Reserved, 0xE0-0xFC Addr…
1667 …uint32_t RESERVED7[10]; /*!< Reserved, 0x118-0x13C Addr…
1670 …uint32_t RESERVED8[14]; /*!< Reserved, 0x148-0x17C Addr…
1681 …uint32_t RESERVED9[22]; /*!< Reserved, 0x1A8-0x1FC Addr…
1690 …uint32_t RESERVED10[24]; /*!< Reserved, 0x220-0x27C Add…
1699 …uint32_t RESERVED11[24]; /*!< Reserved, 0x2A0-0x2FC Addr…
1708 …uint32_t RESERVED12[24]; /*!< Reserved, 0x320-0x30C Addr…
1717 …uint32_t RESERVED13[24]; /*!< Reserved, 0x3A0-0x3FC Addr…
1727 …uint32_t RESERVED14[247]; /*!< Reserved, 0x424-0x7FC Addr…
1732 …uint32_t RESERVED15[4]; /*!< Reserved, 0x810-0x81C Addr…
1741 …uint32_t RESERVED16[16]; /*!< Reserved, 0x840-0x87C Addr…
1752 …uint32_t RESERVED17[6]; /*!< Reserved, 0x8A8-0x8BC Addr…
1783 …uint32_t RESERVED20[18]; /*!< Reserved, 0x938-0x97C Addr…
1796 …uint32_t RESERVED21[20]; /*!< Reserved, 0x9B0-0x9FC Addr…
1809 …uint32_t RESERVED22[2]; /*!< Reserved, 0xA30-0xA34 Addr…
1812 …uint32_t RESERVED23[16]; /*!< Reserved, 0x940-0xA7C Addr…
1829 …uint32_t RESERVED24[16]; /*!< Reserved, 0xAC0-0xAFC Addr…
1846 …uint32_t RESERVED25[16]; /*!< Reserved, 0xB40-0xB7C Addr…
1863 …uint32_t RESERVED26[16]; /*!< Reserved, 0xBC0-0xBFC Addr…
1865 …uint32_t RESERVED27[4]; /*!< Reserved, 0xC04-0xC10 Addr…
1868 …uint32_t RESERVED28[246]; /*!< Reserved, 0xC1C-0xFF0 Addr…
1882 …uint32_t RESERVED0[2]; /*!< Reserved, 0x08-0x0C Addr…
1887 …uint32_t RESERVED1[245]; /*!< Reserved, 0x20-0x3F4 Addr…
1946 …uint32_t RESERVED0xB8[82]; /*!< Reserved, 0x0B8-0x200 Addr…
1948 …uint32_t RESERVED0x380[796]; /*!< Reserved, 0x0380-0xFF0 Addr…
1963 * @brief Real-Time Clock
1970 …__IO uint32_t SSR; /*!< RTC sub-second register, Addr…
2015 …uint32_t RESERVED2[2]; /*!< Reserved, 0x024 - 0x028 …
2022 …uint32_t RESERVED3[3]; /*!< Reserved, 0x044 - 0x04C …
2024 …uint32_t RESERVED4[43]; /*!< Reserved, 0x054 - 0x0FC …
2057 …uint32_t RESERVED5[155]; /*!< Reserved, 0x180 - 0x3E8 …
2073 uint32_t RESERVED0[16]; /*!< Reserved, 0x04 - 0x43 */
2076 uint32_t RESERVED1[233]; /*!< Reserved, 0x4C - 0x3EC */
2111 * @brief SPDIF-RX Interface
2123 uint32_t RESERVED2[246]; /*!< Reserved, 0x1C - 0x3F0 */
2153 …uint32_t RESERVED0[3]; /*!< Reserved, 0x44 - 0x4C - 0x4C …
2161 …uint32_t RESERVED2[5]; /*!< Reserved, 0x6C-0x7C …
2162 …nt32_t FIFO; /*!< SDMMC data FIFO register, Address offset: 0x80 - 0xBC */
2163 …uint32_t RESERVED3[220]; /*!< Reserved, 0xBC-0x3F4 …
2178 uint32_t Reserved[249]; /* Reserved Address offset: 0x08 - 0x3F0 */
2190 …__IO uint32_t R[32]; /*!< 2-step write lock and read back registers, Address offset: 00h-…
2191 …__IO uint32_t RLR[32]; /*!< 1-step read lock registers, Address offset: 80h-…
2200 …Reserved[8]; /* Reserved Address offset: 120h-13Ch*/
2203 …served1[169]; /* Reserved Address offset: 148h-3E8h */
2234 …uint32_t RESERVED1[3]; /*!< Reserved, 0x24-0x2C …
2236 …uint32_t RESERVED2[3]; /*!< Reserved, 0x34-0x3C …
2242 …uint32_t RESERVED3[231]; /*!< Reserved, 0x54-0x3EC …
2268 …uint32_t RESERVED[239]; /*!< Reserved, 0x34-0x3EC …
2312 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
2318 __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
2328 …uint32_t RESERVED1[226]; /*!< Reserved, Address offset: 0x6C-0x3…
2349 …uint32_t RESERVED2[242]; /*!< Reserved, 0x28-0x3EC …
2397 uint32_t RESERVED6[239]; /*!< Reserved, 0x30 - 0x3E8 */
2432 uint32_t RESERVED1[249]; /*!< Reserved, 0x0C - 0x3EC */
2462 …__IO uint32_t IV0LR; /*!< CRYP initialization vector left-word register 0, Address o…
2463 …__IO uint32_t IV0RR; /*!< CRYP initialization vector right-word register 0, Address o…
2464 …__IO uint32_t IV1LR; /*!< CRYP initialization vector left-word register 1, Address o…
2465 …__IO uint32_t IV1RR; /*!< CRYP initialization vector right-word register 1, Address o…
2497 …__IO uint32_t HR[5]; /*!< HASH digest registers, Address offset: 0x0C-0x1C */
2500 … uint32_t RESERVED[52]; /*!< Reserved, 0x28-0xF4 */
2501 …__IO uint32_t CSR[54]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1CC */
2517 __IO uint32_t HR[8]; /*!< HASH digest registers, Address offset: 0x310-0x32C */
2529 …__IO uint32_t RESERVED1[249]; /*!< Reserved Address offset: 0x0C - 0x3EC…
2537 * @brief Inter-Processor Communication
2541 …__IO uint32_t C1CR; /*!< Inter-Processor Communication: C1 control register, …
2542 …__IO uint32_t C1MR ; /*!< Inter-Processor Communication: C1 mask register, …
2543 …__IO uint32_t C1SCR; /*!< Inter-Processor Communication: C1 status set clear register, …
2544 …__IO uint32_t C1TOC2SR; /*!< Inter-Processor Communication: C1 to processor M4 status reg…
2545 …__IO uint32_t C2CR; /*!< Inter-Processor Communication: C2 control register, …
2546 …__IO uint32_t C2MR ; /*!< Inter-Processor Communication: C2 mask register, …
2547 …__IO uint32_t C2SCR; /*!< Inter-Processor Communication: C2 status set clear register, …
2548 …__IO uint32_t C2TOC1SR; /*!< Inter-Processor Communication: C2 to processor M4 status regi…
2550 …__IO uint32_t HWCFGR; /*!< Inter-Processor Communication hardware configuration register…
2551 …__IO uint32_t VER; /*!< Inter-Processor Communication version register, …
2552 …__IO uint32_t ID; /*!< Inter-Processor Communication identification register, …
2553 …__IO uint32_t SID; /*!< Inter-Processor Communication size identification register, …
2577 … /*!< Reserved, Address offset: 0x01C - 0x0FC */
2642 uint32_t RESERVED1[124]; /*!< Reserved 0x200 - 0x3EC */
2670 uint32_t Reserved5[4]; /*!< Reserved 040h-048h */
2673 uint32_t Reserved43[42]; /*!< Reserved 058h-0FFh */
2675 __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */
2684 __IO uint32_t DCFG; /*!< dev Configuration Register 800h */
2685 __IO uint32_t DCTL; /*!< dev Control Register 804h */
2686 __IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */
2688 __IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */
2689 __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */
2690 __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */
2691 __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */
2694 __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */
2695 __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */
2696 __IO uint32_t DTHRCTL; /*!< dev threshold 830h */
2697 __IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */
2702 uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */
2708 * @brief USB_OTG_IN_Endpoint-Specific_Register
2712 …__IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */
2714 …__IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */
2719 …uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
2724 * @brief USB_OTG_OUT_Endpoint-Specific_Registers
2728 …__IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 0…
2730 …__IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 0…
2732 …__IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 1…
2733 …__IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 1…
2734 …uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1…
3681 #define ADC_CFGR2_RSHIFT1 ADC_CFGR2_RSHIFT1_Msk /*!< ADC Right-shift…
3684 #define ADC_CFGR2_RSHIFT2 ADC_CFGR2_RSHIFT2_Msk /*!< ADC Right-shift…
3687 #define ADC_CFGR2_RSHIFT3 ADC_CFGR2_RSHIFT3_Msk /*!< ADC Right-shift…
3690 #define ADC_CFGR2_RSHIFT4 ADC_CFGR2_RSHIFT4_Msk /*!< ADC Right-shift…
4709 … ADC_CALFACT_CALFACT_S_Msk /*!< ADC calibration factors in single-ended mode */
4771 /******************** Bit definition for ADC2_OR - Option Register ********************/
4774 …EN ADC2_OR_VDDCOREEN_Msk /*!< ADC2 Option Register - VDDCORE enable bit */
5114 #define FDCAN_CREL_SUBSTEP FDCAN_CREL_SUBSTEP_Msk /*!<Sub-step of Core…
5627 #define FDCAN_GFC_ANFE FDCAN_GFC_ANFE_Msk /*!<Accept Non-match…
5630 #define FDCAN_GFC_ANFS FDCAN_GFC_ANFS_Msk /*!<Accept Non-match…
6472 #define FDCANCCU_CREL_SUBSTEP FDCANCCU_CREL_SUBSTEP_Msk /*!<Sub-step of Core…
6537 /* HDMI-CEC (CEC) */
6594 #define CEC_ISR_RXBR CEC_ISR_RXBR_Msk /*!< CEC Rx-Byte Rec…
6600 #define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk /*!< CEC Rx-Overrun …
6624 #define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk /*!< CEC Tx-Buffer U…
6627 #define CEC_ISR_TXERR CEC_ISR_TXERR_Msk /*!< CEC Tx-Error …
6635 #define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk /*!< CEC Rx-Byte Rec…
6641 #define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk /*!< CEC Rx-Overrun …
6665 #define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk /*!< CEC Tx-Buffer U…
6668 #define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk /*!< CEC Tx-Error IT…
6686 … CRC_IDR_IDR_Msk /*!< General-purpose 32-bit data registe…
7055 #define DAC_DHR12R1_DACC1DHR ((uint16_t)0x0FFF) /*!<DAC channel1 12-…
7058 #define DAC_DHR12L1_DACC1DHR ((uint16_t)0xFFF0) /*!<DAC channel1 12-…
7061 #define DAC_DHR8R1_DACC1DHR ((uint8_t)0xFF) /*!<DAC channel1 8-b…
7064 #define DAC_DHR12R2_DACC2DHR ((uint16_t)0x0FFF) /*!<DAC channel2 12-…
7067 #define DAC_DHR12L2_DACC2DHR ((uint16_t)0xFFF0) /*!<DAC channel2 12-…
7070 #define DAC_DHR8R2_DACC2DHR ((uint8_t)0xFF) /*!<DAC channel2 8-b…
7075 #define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk /*!<DAC channel1 12-…
7078 #define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk /*!<DAC channel2 12-…
7083 #define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk /*!<DAC channel1 12-…
7086 #define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk /*!<DAC channel2 12-…
7091 #define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk /*!<DAC channel1 8-b…
7094 #define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk /*!<DAC channel2 8-b…
7551 …-chop (BC4 or 8 on-the-fly) in DDR3/DDR4. the burst-chop for Reads is exercised only in HIF config…
7562 … /*!< Set to 1 when the DDRCTRL and DRAM has to be put in DLL-off mode for low freq…
7574 … /*!< Operating mode. This is 3-bits wide in configurations with mDDR/LPDDR2/LPDDR3/LPDDR4/D…
7580 …TYPE_Msk /*!< Flags if Self Refresh (except LPDDR4) or SR-Powerdown (LPDDR4) is…
7593 …ired to access all ranks, so all bits should be set to 1. However, for multi-rank UDIMMs/RDIMMs/LR…
7603 …s mr_wr bit. It is recommended NOT to set this signal if in Init, Deep power-down or MPSM operatin…
7608 …R_DATA_Msk /*!< Mode register write data for all non-LPDDR2/non-LPDDR3/non-LPDDR4 mod…
7688 …ks before Self Refresh (PWRTMG.selfref_to_x32)". This register bit may be re-programmed during the…
7691 …WN_EN_Msk /*!< If true then the DDRCTRL goes into power-down after a programm…
7694 … /*!< When this is 1, DDRCTRL puts the SDRAM into deep power-down mode when the tr…
7703 … /*!< Indicates whether skipping CAM draining is allowed when entering Self-Refresh. */
7708 …mmand channel being idle the DDRCTRL automatically puts the SDRAM into power-down. The DDRC comman…
7716 …X4096 DDRCTRL_PWRTMG_T_DPD_X4096_Msk /*!< Minimum deep power-down time. */
7743 …clock stop, automatic power down or automatic self-refresh modes. Note, it does not cause exit of …
7763 …PER_BANK_REFRESH DDRCTRL_RFSHCTL0_PER_BANK_REFRESH_Msk /*!< - 1 - Per bank refresh; …
7766 …-time penalty that must be paid for each group of refreshes. Therefore, performing refreshes in a …
7782 …fc_nom_x1_sel=0. If RFSHTMG.t_rfc_nom_x1_sel=1 (for LPDDR2/LPDDR3/LPDDR4 per-bank refresh only), i…
7791 …EFRESH_Msk /*!< When \q1\q, disable auto-refresh generated by the DDRCTRL. When auto…
8052 …MM_STAGGER_CS_EN_Msk /*!< Staggering enable for multi-rank accesses (for multi-rank UDIM…
8055 …N_Msk /*!< Address Mirroring Enable (for multi-rank UDIMM implementations and multi-ran…
8119 … DDRCTRL_DRAMTMG1_T_XP_Msk /*!< tXP: Minimum time after power-down exit to any oper…
8138 …R DDRCTRL_DRAMTMG2_RD2WR_Msk /*!< DDR2/3/mDDR: RL + BL/2 + 2 - WL */
8167 …sed only in DDR3 and DDR4. Cycles between load mode command and following non-load mode command. */
8226 #define DDRCTRL_DRAMTMG4_T_RCD DDRCTRL_DRAMTMG4_T_RCD_Msk /*!< tRCD - tAL: Minimum t…
8236 …_Msk /*!< Minimum number of cycles of CKE HIGH/LOW during power-down and self refresh…
8358 …N_DFI_LP_T_STAB DDRCTRL_DRAMTMG15_EN_DFI_LP_T_STAB_Msk /*!< - 1 - Enable using tSTAB…
8390 …_RESISTOR_SHARED DDRCTRL_ZQCTL0_ZQ_RESISTOR_SHARED_Msk /*!< - 1 - Denotes that ZQ re…
8393 …DIS_SRX_ZQCL_Msk /*!< - 1 - Disable issuing of ZQCL/MPC(ZQ calibration) command at…
8396 …S_AUTO_ZQ DDRCTRL_ZQCTL0_DIS_AUTO_ZQ_Msk /*!< - 1 - Disable DDRCTRL ge…
8439 … to set this register bit if in Init, in Self-Refresh(except LPDDR4) or SR-Powerdown(LPDDR4) or De…
8477 …-assertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect t…
8487 …he de-assertion of the dfi_dram_clk_disable signal on the DFI until the first valid rising edge of…
8495 …ble signal on the DFI until the clock to the DRAM memory devices, at the PHY-DRAM boundary, mainta…
8533 … DDRCTRL_DFILPCFG0_DFI_LP_EN_DPD_Msk /*!< Enables DFI Low-power interface hands…
8553 …PHY to respond within this time. If the PHY does not respond, the DDRCTRL de-asserts dfi_ctrlupd_r…
8579 …TRL_DFIUPD0_CTRLUPD_PRE_SRX_Msk /*!< Selects dfi_ctrlupd_req requirements at SRX: */
8582 …hen \q1\q, disable the automatic dfi_ctrlupd_req generation by the DDRCTRL at self-refresh exit. */
8614 …D2_DFI_PHYUPD_EN_Msk /*!< Enables the support for acknowledging PHY-initiated updates: */
8680 #define DDRCTRL_ADDRMAP2_ADDRMAP_COL_B2 DDRCTRL_ADDRMAP2_ADDRMAP_COL_B2_Msk /*!< - Fu…
8687 #define DDRCTRL_ADDRMAP2_ADDRMAP_COL_B3 DDRCTRL_ADDRMAP2_ADDRMAP_COL_B3_Msk /*!< - Fu…
8694 #define DDRCTRL_ADDRMAP2_ADDRMAP_COL_B4 DDRCTRL_ADDRMAP2_ADDRMAP_COL_B4_Msk /*!< - Fu…
8701 #define DDRCTRL_ADDRMAP2_ADDRMAP_COL_B5 DDRCTRL_ADDRMAP2_ADDRMAP_COL_B5_Msk /*!< - Fu…
8710 #define DDRCTRL_ADDRMAP3_ADDRMAP_COL_B6 DDRCTRL_ADDRMAP3_ADDRMAP_COL_B6_Msk /*!< - F…
8717 #define DDRCTRL_ADDRMAP3_ADDRMAP_COL_B7 DDRCTRL_ADDRMAP3_ADDRMAP_COL_B7_Msk /*!< - F…
8725 #define DDRCTRL_ADDRMAP3_ADDRMAP_COL_B8 DDRCTRL_ADDRMAP3_ADDRMAP_COL_B8_Msk /*!< - F…
8733 #define DDRCTRL_ADDRMAP3_ADDRMAP_COL_B9 DDRCTRL_ADDRMAP3_ADDRMAP_COL_B9_Msk /*!< - F…
8743 #define DDRCTRL_ADDRMAP4_ADDRMAP_COL_B10 DDRCTRL_ADDRMAP4_ADDRMAP_COL_B10_Msk /*!< -…
8751 #define DDRCTRL_ADDRMAP4_ADDRMAP_COL_B11 DDRCTRL_ADDRMAP4_ADDRMAP_COL_B11_Msk /*!< -…
8939 …-precharge if SCHED1.pageclose_timer=0. Even if this register set to 1 and SCHED1.pageclose_timer …
8960 …empty for these many clock cycles, switch to the alternate transaction store if it is non-empty. */
9084 …G0_DIS_COLLISION_PAGE_OPT_Msk /*!< When this is set to \q0\q, auto-precharge is disabled…
9089 …_DQ DDRCTRL_DBG1_DIS_DQ_Msk /*!< When 1, DDRCTRL does not de-queue any transaction…
9141 … to set this register bit if in Init, in Self-Refresh(except LPDDR4) or SR-Powerdown(LPDDR4) or De…
9160 …ONE_Msk /*!< Enable quasi-dynamic register programming outside reset. Program register t…
9229 …-count every clock cycle where the port is requesting but not granted. The higher significant 5-bi…
9251 …eful in cases where software coherency is desired for masters issuing back-to-back read/write tran…
9256 …-count every clock cycle where the port is requesting but not granted. The higher significant 5-bi…
9407 …-count every clock cycle where the port is requesting but not granted. The higher significant 5-bi…
9429 …eful in cases where software coherency is desired for masters issuing back-to-back read/write tran…
9434 …-count every clock cycle where the port is requesting but not granted. The higher significant 5-bi…
9986 #define DDRPHYC_RIDR_UDRID DDRPHYC_RIDR_UDRID_Msk /*!< User-defined rev ID */
10229 #define DDRPHYC_ACDLLCR_MFBDLY DDRPHYC_ACDLLCR_MFBDLY_Msk /*!< Master DLL feed-back…
10235 #define DDRPHYC_ACDLLCR_MFWDLY DDRPHYC_ACDLLCR_MFWDLY_Msk /*!< Master DLL feed-forw…
10740 #define DDRPHYC_MR0_PD DDRPHYC_MR0_PD_Msk /*!< Power-down control */
10803 #define DDRPHYC_MR2_PASR DDRPHYC_MR2_PASR_Msk /*!< Partial array self-refresh */
10815 #define DDRPHYC_MR2_ASR DDRPHYC_MR2_ASR_Msk /*!< Auto self-refresh */
10818 #define DDRPHYC_MR2_SRT DDRPHYC_MR2_SRT_Msk /*!< Self-refresh temperature range */
10843 #define DDRPHYC_MR3_MPRLOC DDRPHYC_MR3_MPRLOC_Msk /*!< Multi-purpose register (MPR) l…
10848 #define DDRPHYC_MR3_MPR DDRPHYC_MR3_MPR_Msk /*!< Multi-purpose register enable …
11187 #define DDRPHYC_DX0GCR_DXPDD DDRPHYC_DX0GCR_DXPDD_Msk /*!< Data power-down driver */
11190 #define DDRPHYC_DX0GCR_DXPDR DDRPHYC_DX0GCR_DXPDR_Msk /*!< Data power-down receiver…
11193 #define DDRPHYC_DX0GCR_DQSRPD DDRPHYC_DX0GCR_DQSRPD_Msk /*!< DQSR power-down */
11262 #define DDRPHYC_DX0DLLCR_SFBDLY DDRPHYC_DX0DLLCR_SFBDLY_Msk /*!< Slave DLL feed-b…
11268 #define DDRPHYC_DX0DLLCR_SFWDLY DDRPHYC_DX0DLLCR_SFWDLY_Msk /*!< Slave DLL feed-f…
11274 #define DDRPHYC_DX0DLLCR_MFBDLY DDRPHYC_DX0DLLCR_MFBDLY_Msk /*!< Master DLL feed-…
11280 #define DDRPHYC_DX0DLLCR_MFWDLY DDRPHYC_DX0DLLCR_MFWDLY_Msk /*!< Master DLL feed-…
11414 #define DDRPHYC_DX1GCR_DXPDD DDRPHYC_DX1GCR_DXPDD_Msk /*!< Data power-down driver */
11417 #define DDRPHYC_DX1GCR_DXPDR DDRPHYC_DX1GCR_DXPDR_Msk /*!< Data power-down receiver…
11420 #define DDRPHYC_DX1GCR_DQSRPD DDRPHYC_DX1GCR_DQSRPD_Msk /*!< DQSR power-down */
11489 #define DDRPHYC_DX1DLLCR_SFBDLY DDRPHYC_DX1DLLCR_SFBDLY_Msk /*!< Slave DLL feed-b…
11495 #define DDRPHYC_DX1DLLCR_SFWDLY DDRPHYC_DX1DLLCR_SFWDLY_Msk /*!< Slave DLL feed-f…
11501 #define DDRPHYC_DX1DLLCR_MFBDLY DDRPHYC_DX1DLLCR_MFBDLY_Msk /*!< Master DLL feed-…
11507 #define DDRPHYC_DX1DLLCR_MFWDLY DDRPHYC_DX1DLLCR_MFWDLY_Msk /*!< Master DLL feed-…
11641 #define DDRPHYC_DX2GCR_DXPDD DDRPHYC_DX2GCR_DXPDD_Msk /*!< Data power-down driver */
11644 #define DDRPHYC_DX2GCR_DXPDR DDRPHYC_DX2GCR_DXPDR_Msk /*!< Data power-down receiver…
11647 #define DDRPHYC_DX2GCR_DQSRPD DDRPHYC_DX2GCR_DQSRPD_Msk /*!< DQSR power-down */
11716 #define DDRPHYC_DX2DLLCR_SFBDLY DDRPHYC_DX2DLLCR_SFBDLY_Msk /*!< Slave DLL feed-b…
11722 #define DDRPHYC_DX2DLLCR_SFWDLY DDRPHYC_DX2DLLCR_SFWDLY_Msk /*!< Slave DLL feed-f…
11728 #define DDRPHYC_DX2DLLCR_MFBDLY DDRPHYC_DX2DLLCR_MFBDLY_Msk /*!< Master DLL feed-…
11734 #define DDRPHYC_DX2DLLCR_MFWDLY DDRPHYC_DX2DLLCR_MFWDLY_Msk /*!< Master DLL feed-…
11868 #define DDRPHYC_DX3GCR_DXPDD DDRPHYC_DX3GCR_DXPDD_Msk /*!< Data power-down driver */
11871 #define DDRPHYC_DX3GCR_DXPDR DDRPHYC_DX3GCR_DXPDR_Msk /*!< Data power-down receiver…
11874 #define DDRPHYC_DX3GCR_DQSRPD DDRPHYC_DX3GCR_DQSRPD_Msk /*!< DQSR power-down */
11943 #define DDRPHYC_DX3DLLCR_SFBDLY DDRPHYC_DX3DLLCR_SFBDLY_Msk /*!< Slave DLL feed-b…
11949 #define DDRPHYC_DX3DLLCR_SFWDLY DDRPHYC_DX3DLLCR_SFWDLY_Msk /*!< Slave DLL feed-f…
11955 #define DDRPHYC_DX3DLLCR_MFBDLY DDRPHYC_DX3DLLCR_MFBDLY_Msk /*!< Master DLL feed-…
11961 #define DDRPHYC_DX3DLLCR_MFWDLY DDRPHYC_DX3DLLCR_MFWDLY_Msk /*!< Master DLL feed-…
12134 …FFSET DFSDM_CHCFGR2_OFFSET_Msk /*!< OFFSET[23:0] 24-bit calibration offse…
12137 … DFSDM_CHCFGR2_DTRBS_Msk /*!< DTRBS[4:0] Data right bit-shift for channel y */
12387 …_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk /*!< CNVCNT[27:0]: 28-bit timer counting co…
12438 …L ETH_MACCR_BL_Msk /*!< Back-Off Limit */
12454 … /*!< Enable Carrier Sense Before Transmission in Full-Duplex Mode */
12493 … ETH_MACCR_IPG_Msk /*!< Inter-Packet Gap */
12544 … ETH_MACECR_EIPGEN_Msk /*!< Extended Inter-Packet Gap Enable */
12547 … ETH_MACECR_EIPG_Msk /*!< Extended Inter-Packet Gap */
12595 … ETH_MACPFR_DNTU_Msk /*!< Drop Non-TCP/UDP over IP Packe…
12722 … ETH_MACVTR_ETV_Msk /*!< Enable 12-Bit VLAN Tag Comparis…
12728 …_ESVL ETH_MACVTR_ESVL_Msk /*!< Enable S-VLAN */
12731 … ETH_MACVTR_ERSVLM_Msk /*!< Enable Receive S-VLAN Match */
12812 …VL ETH_MACVIR_CSVL_Msk /*!< C-VLAN or S-VLAN */
12847 …SVL ETH_MACIVIR_CSVL_Msk /*!< C-VLAN or S-VLAN */
12870 … ETH_MACQ0TXFCR_DZPQ_Msk /*!< Disable Zero-Quanta Pause */
13287 …ER ETH_MACVR_USERVER_Msk /*!< ST-defined version */
13334 … ETH_MACHWF1R_OSTEN_Msk /*!< One-Step Timestamping Ena…
13807 …CR_CNTPRSTLVL ETH_MMCCR_CNTPRSTLVL_Msk /*!< Full-Half Preset */
14789 …TSIPV6ENA_Msk /*!< Enable Processing of PTP Packets Sent over IPv6-UDP */
14792 …TSIPV4ENA_Msk /*!< Enable Processing of PTP Packets Sent over IPv4-UDP */
14820 … ETH_MACSSIR_SNSINC_Msk /*!< Sub-nanosecond Increment …
14831 … ETH_MACSSIR_SSINC_Msk /*!< Sub-second Increment Valu…
14881 … ETH_MACSTNR_TSSS_Msk /*!< Timestamp Sub-seconds */
14954 … ETH_MACSTNUR_TSSS_Msk /*!< Timestamp Sub-seconds */
15231 … ETH_MACTSIACR_OSTIAC_Msk /*!< One-Step Timestamp Ingres…
15268 … ETH_MACTSEACR_OSTEAC_Msk /*!< One-Step Timestamp Egress…
15886 … /*!< Threshold for Activating Flow Control (in half-duplex and full-duplex */
15892 … /*!< Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes)…
15951 … ETH_MTLRXQ0DR_RXQSTS_Msk /*!< MTL Rx Queue Fill-Level Status */
16263 … /*!< Threshold for Activating Flow Control (in half-duplex and full-duplex */
16269 … /*!< Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes)…
16328 … ETH_MTLRXQ1DR_RXQSTS_Msk /*!< MTL Rx Queue Fill-Level Status */
16412 … ETH_DMASBMR_AAL_Msk /*!< Address-Aligned Beats */
19931 … FMC_BTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) …
19939 … FMC_BTR1_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
19996 … FMC_BTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) …
20004 … FMC_BTR2_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
20061 … FMC_BTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) …
20069 … FMC_BTR3_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
20126 … FMC_BTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) …
20134 … FMC_BTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
20212 … FMC_BWTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) …
20220 … FMC_BWTR1_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
20278 … FMC_BWTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) …
20286 … FMC_BWTR2_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
20335 … FMC_BWTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) …
20343 … FMC_BWTR3_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
20392 … FMC_BWTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) …
20400 … FMC_BWTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */
21684 …_PUPDR_RES GPIO_HWCFGR5_PUPDR_RES_Msk /*!< Pull-up / pull-down register re…
22483 /* Inter-integrated Circuit Interface (I2C) */
22560 #define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressi…
22563 #define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address …
22592 …AR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */
22754 #define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive d…
22759 #define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit …
22875 /* LCD-TFT Display Controller (LTDC) */
22919 #define LTDC_GCR_LTDCEN LTDC_GCR_LTDCEN_Msk /*!< LCD-TFT control…
23158 /* Inter-Processor Communication Controller (IPCC) */
23846 … MDMA_CTCR_TLEN_Msk /*!< buffer Transfer Length (number of bytes - 1) */
24155 #define PWR_CR1_DBP PWR_CR1_DBP_Msk /*!< Disable Back-up…
24167 … PWR_CR1_LVDS_Msk /*!< Low Voltage Deepsleep LP-STOP mode selection */
24257 #define PWR_CR3_DDRSREN PWR_CR3_DDRSREN_Msk /*!< DDR self-refres…
24260 #define PWR_CR3_DDRSRDIS PWR_CR3_DDRSRDIS_Msk /*!< DDR self-refres…
24474 #define BSEC_OTP_CONFIG_PWRUP BSEC_OTP_CONFIG_PWRUP_Msk /*!< OTP power-up co…
24553 #define BSEC_DENABLE_NIDEN BSEC_DENABLE_NIDEN_Msk /*!< non-invasive de…
24565 … BSEC_DENABLE_SPNIDEN_Msk /*!< secure privilege non-invasive debug enable…
24568 …BSEC_DENABLE_CP15SDISABLE_Msk /*!< write access to some secure Cortex®-A7 CP15 registers dis…
24856 … RCC_ASSCKSELR_AXISSRC_Msk /*!< AXI sub-system clock switch */
24862 … RCC_ASSCKSELR_AXISSRCRDY_Msk /*!< AXI sub-system clock switch s…
24883 … RCC_MPCKDIVR_MPUDIVRDY_Msk /*!< MPU sub-system clock divider …
24894 … RCC_AXIDIVR_AXIDIVRDY_Msk /*!< AXI sub-system clock divider …
24937 … RCC_MSSCKSELR_MCUSSRCRDY_Msk /*!< MCU sub-system clock switch s…
25338 …_DDRITFCR_DFILP_WIDTH_Msk /*!< Minimum duration of low-power request command…
25645 … RCC_MP_APB4ENSETR_STGENROEN_Msk /*!< STGEN Read-Only interface periph…
25665 … RCC_MP_APB4ENCLRR_STGENROEN_Msk /*!< STGEN Read-Only interface periph…
25878 … RCC_MC_APB4ENSETR_STGENROEN_Msk /*!< STGEN Read-Only interface periph…
25895 … RCC_MC_APB4ENCLRR_STGENROEN_Msk /*!< STGEN Read-Only interface periph…
26089 … RCC_MP_APB4LPENSETR_STGENROLPEN_Msk /*!< STGEN Read-Only Interface periph…
26092 … RCC_MP_APB4LPENSETR_STGENROSTPEN_Msk /*!< STGEN Read-Only Interface, clock…
26112 … RCC_MP_APB4LPENCLRR_STGENROLPEN_Msk /*!< STGEN Read-Only Interface periph…
26115 … RCC_MP_APB4LPENCLRR_STGENROSTPEN_Msk /*!< STGEN Read-Only Interface clock …
26334 … RCC_MC_APB4LPENSETR_STGENROLPEN_Msk /*!< STGEN Read-Only Interface periph…
26337 … RCC_MC_APB4LPENSETR_STGENROSTPEN_Msk /*!< STGEN Read-Only Interface, clock…
26354 … RCC_MC_APB4LPENCLRR_STGENROLPEN_Msk /*!< STGEN Read-Only Interface periph…
26357 … RCC_MC_APB4LPENCLRR_STGENROSTPEN_Msk /*!< STGEN Read-Only Interface clock …
26819 … RCC_MCO2CFGR_MCO2SEL_Msk /*!< Micro-controller clock outp…
26852 … RCC_OCRDYR_AXICKRDY_Msk /*!< AXI sub-system clock ready fl…
27356 … RCC_CECCKSELR_CECSRC_Msk /*!< CEC-HDMI kernel clock sou…
27485 … RCC_APB1RSTSETR_CECRST_Msk /*!< HDMI-CEC block reset */
27565 … RCC_APB1RSTCLRR_CECRST_Msk /*!< HDMI-CEC block reset */
27941 … RCC_MP_APB1ENSETR_CECEN_Msk /*!< HDMI-CEC peripheral clocks…
28021 … RCC_MP_APB1ENCLRR_CECEN_Msk /*!< HDMI-CEC peripheral clocks…
28419 … RCC_MC_APB1ENSETR_CECEN_Msk /*!< HDMI-CEC peripheral clocks…
28502 … RCC_MC_APB1ENCLRR_CECEN_Msk /*!< HDMI-CEC peripheral clocks…
28910 …N RCC_MP_APB1LPENSETR_CECLPEN_Msk /*!< HDMI-CEC peripheral clocks…
28990 …N RCC_MP_APB1LPENCLRR_CECLPEN_Msk /*!< HDMI-CEC peripheral clocks…
29410 …N RCC_MC_APB1LPENSETR_CECLPEN_Msk /*!< HDMI-CEC peripheral clocks…
29493 …N RCC_MC_APB1LPENCLRR_CECLPEN_Msk /*!< HDMI-CEC peripheral clocks…
30092 /* Real-Time Clock (RTC) */
31405 /* SPDIF-RX Interface */
31441 … SPDIFRX_CR_NBTR_Msk /*!<Maximum allowed re-tries during synchron…
31499 #define SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk /*!<Time-out error …
31965 …M SAI_HWCFGR_SPDIF_PDM_Msk /*!< Support of SPDIF-OUT and PDM interface…
32668 … SPI_CR1_HDDIR_Msk /*!<Rx/Tx direction at Half-duplex mode …
32674 #define SPI_CR1_CRC33_17 SPI_CR1_CRC33_17_Msk /*!<32-bit CRC polyn…
32762 #define SPI_CFG2_MIDI SPI_CFG2_MIDI_Msk /*!<Master Inter-Dat…
32853 #define SPI_SR_RXP SPI_SR_RXP_Msk /*!<Rx-Packet availa…
32856 #define SPI_SR_TXP SPI_SR_TXP_Msk /*!<Tx-Packet space …
32871 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!<Rx-Packet availa…
33326 #define SYSCFG_BOOTR_BOOT0_PD SYSCFG_BOOTR_BOOT0_PD_Msk /*!< BOOT0 pin pull-…
33329 #define SYSCFG_BOOTR_BOOT1_PD SYSCFG_BOOTR_BOOT1_PD_Msk /*!< BOOT1 pin pull-…
33332 #define SYSCFG_BOOTR_BOOT2_PD SYSCFG_BOOTR_BOOT2_PD_Msk /*!< BOOT2 pin pull-…
33567 #define SYSCFG_CBR_CLL SYSCFG_CBR_CLL_Msk /*!< Cortex-M4 LOCKU…
33729 … ((uint16_t)0x0060) /*!<CMS[1:0] bits (Center-aligned mode selectio…
33733 #define TIM_CR1_ARPE ((uint16_t)0x0080) /*!<Auto-reload prel…
33971 /*----------------------------------------------------------------------------*/
34052 /*----------------------------------------------------------------------------*/
34145 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-relo…
34182 … TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
34200 #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Select…
34203 #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Select…
35141 #define USART_CR1_M0 USART_CR1_M0_Msk /*!< Word length - B…
35150 … USART_CR1_OVER8_Msk /*!< Oversampling by 8-bit or 16-bit mode */
35175 #define USART_CR1_M1 USART_CR1_M1_Msk /*!< Word length - B…
35195 #define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk /*!< 7-bit or 4-bit …
35239 #define USART_CR2_ABREN USART_CR2_ABREN_Msk /*!< Auto Baud-Rate …
35242 … USART_CR2_ABRMODE_Msk /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */
35247 #define USART_CR2_RTOEN USART_CR2_RTOEN_Msk /*!< Receiver Time-O…
35261 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!< IrDA Low-Power …
35264 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!< Half-Duplex Sel…
35303 … USART_CR3_SCARCNT_Msk /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */
35364 #define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk /*!< Auto-Baud Rate …
35429 #define USART_ISR_ABRE USART_ISR_ABRE_Msk /*!< Auto-Baud Rate …
35432 #define USART_ISR_ABRF USART_ISR_ABRF_Msk /*!< Auto-Baud Rate …
35670 #define WWDG_CR_T WWDG_CR_T_Msk /*!<T[6:0] bits (7-B…
35686 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!<W[6:0] bits (7-b…
35829 #define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk /*!< A-peripheral se…
35832 #define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk /*!< A-peripheral se…
35835 #define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk /*!< B-peripheral se…
35838 #define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk /*!< B-peripheral se…
35862 #define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk /*!< A-session valid…
35865 #define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk /*!< B-session valid…
35879 #define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk /*!< FS- and LS-only…
35890 #define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk /*!< Nonzero-length …
35941 #define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk /*!< A-device timeou…
35980 #define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk /*!< Power-on progra…
36050 … USB_OTG_GUSBCFG_PHYSEL_Msk /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed …
36053 #define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk /*!< SRP-capable */
36056 #define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk /*!< HNP-capable */
36067 #define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk /*!< PHY Low-power c…
36073 #define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk /*!< ULPI Auto-resum…
36212 #define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk /*!< Back-to-back SE…
36592 #define USB_OTG_GCCFG_PS2DET USB_OTG_GCCFG_PS2DET_Msk /*!< DM pull-up dete…
36876 #define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk /*!< Low-speed devic…
37157 #define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk /*!< Back-to-back SE…
37286 …RFRED USBPHYC_TUNE1_HSDRVRFRED_Msk /*!< High-speed rise-fall reduction e…
37322 …HSFALLPREEM USBPHYC_TUNE1_HSFALLPREEM_Msk /*!< HS fall time pre-emphasis */
37357 …RFRED USBPHYC_TUNE2_HSDRVRFRED_Msk /*!< High-speed rise-fall reduction e…
37393 …HSFALLPREEM USBPHYC_TUNE2_HSFALLPREEM_Msk /*!< HS fall time pre-emphasis */
37685 /******************** TIM Instances : Advanced-control timers *****************/
38053 /********************* UART Instances : Half-Duplex mode **********************/
38083 /****************** UART Instances : Wake-up from Stop mode *******************/
38141 #define BSEC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38144 #define TZPC_VERSION(INSTANCE) ((INSTANCE)->IP_VER)
38147 #define FMC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38150 #define SYSCFG_VERSION(INSTANCE) ((INSTANCE)->VERR)
38153 #define ETH_VERSION(INSTANCE) ((INSTANCE)->MACVR)
38157 #define EXTI_VERSION(INSTANCE) ((INSTANCE)->VERR)
38160 #define PWR_VERSION(INSTANCE) ((INSTANCE)->VER)
38163 #define RCC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38166 #define HDP_VERSION(INSTANCE) ((INSTANCE)->VERR)
38169 #define IPCC_VERSION(INSTANCE) ((INSTANCE)->VER)
38172 #define HSEM_VERSION(INSTANCE) ((INSTANCE)->VERR)
38175 #define GPIO_VERSION(INSTANCE) ((INSTANCE)->VERR)
38178 #define DMA_VERSION(INSTANCE) ((INSTANCE)->VERR)
38181 #define DMAMUX_VERSION(INSTANCE) ((INSTANCE)->VERR)
38184 #define MDMA_VERSION(INSTANCE) ((INSTANCE)->VERR)
38187 #define TAMP_VERSION(INSTANCE) ((INSTANCE)->VERR)
38190 #define RTC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38193 #define SDMMC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38196 #define QUADSPI_VERSION(INSTANCE) ((INSTANCE)->VERR)
38199 #define CRC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38202 #define RNG_VERSION(INSTANCE) ((INSTANCE)->VERR)
38205 #define HASH_VERSION(INSTANCE) ((INSTANCE)->VERR)
38208 #define CRYP_VERSION(INSTANCE) ((INSTANCE)->VERR)
38211 #define DCMI_VERSION(INSTANCE) ((INSTANCE)->VERR)
38214 #define CEC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38217 #define LPTIM_VERSION(INSTANCE) ((INSTANCE)->VERR)
38220 #define TIM_VERSION(INSTANCE) ((INSTANCE)->VERR)
38223 #define IWDG_VERSION(INSTANCE) ((INSTANCE)->VERR)
38226 #define WWDG_VERSION(INSTANCE) ((INSTANCE)->VERR)
38229 #define DFSDM_VERSION(INSTANCE) ((INSTANCE)->VERR)
38232 #define SAI_VERSION(INSTANCE) ((INSTANCE)->VERR)
38235 #define MDIOS_VERSION(INSTANCE) ((INSTANCE)->VERR)
38238 #define I2C_VERSION(INSTANCE) ((INSTANCE)->VERR)
38241 #define USART_VERSION(INSTANCE) ((INSTANCE)->VERR)
38244 #define SPDIFRX_VERSION(INSTANCE) ((INSTANCE)->VERR)
38247 #define SPI_VERSION(INSTANCE) ((INSTANCE)->VERR)
38250 #define ADC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38253 #define DLYB_VERSION(INSTANCE) ((INSTANCE)->VERR)
38256 #define DAC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38260 #define USBPHYC_VERSION(INSTANCE) ((INSTANCE)->VERR)
38263 #define DEVICE_REVISION() (((DBGMCU->IDCODE) & (DBGMCU_IDCODE_REV_ID_Msk)) >> DBGMCU_IDCODE_REV_ID_…
38267 #define DEVICE_ID() ((DBGMCU->IDCODE) & (DBGMCU_IDCODE_DEV_ID_Msk))
38274 #define IS_ENGINEERING_BOOT_MODE() (((SYSCFG->BOOTR) & (SYSCFG_BOOTR_BOOT2|SYSCFG_BOOTR_BOOT1|SYS…