Lines Matching +full:0 +full:- +full:7

1 /* sensor_lps25hb.h - header file for LPS25HB pressure and temperature
8  * SPDX-License-Identifier: Apache-2.0
18 #define LPS25HB_REG_WHO_AM_I                    0x0F
19 #define LPS25HB_VAL_WHO_AM_I                    0xBD
21 #define LPS25HB_REG_REF_P_XL                    0x08
22 #define LPS25HB_REG_REF_P_L                     0x09
23 #define LPS25HB_REG_REF_P_H                     0x0A
25 #define LPS25HB_REG_RES_CONF                    0x10
28 #define LPS25HB_MASK_RES_CONF_AVGP              (BIT(1) | BIT(0))
29 #define LPS25HB_SHIFT_RES_CONF_AVGP             0
31 #define LPS25HB_REG_CTRL_REG1                   0x20
32 #define LPS25HB_MASK_CTRL_REG1_PD               BIT(7)
33 #define LPS25HB_SHIFT_CTRL_REG1_PD              7
42 #define LPS25HB_MASK_CTRL_REG1_SIM              BIT(0)
43 #define LPS25HB_SHIFT_CTRL_REG1_SIM             0
45 #define LPS25HB_REG_CTRL_REG2                   0x21
46 #define LPS25HB_MASK_CTRL_REG2_BOOT             BIT(7)
47 #define LPS25HB_SHIFT_CTRL_REG2_BOOT            7
60 #define LPS25HB_MASK_CTRL_REG2_ONE_SHOT         BIT(0)
61 #define LPS25HB_SHIFT_CTRL_REG2_ONE_SHOT        0
63 #define LPS25HB_REG_CTRL_REG3                   0x22
64 #define LPS25HB_MASK_CTRL_REG3_INT_H_L          BIT(7)
65 #define LPS25HB_SHIFT_CTRL_REG3_INT_H_L         7
68 #define LPS25HB_MASK_CTRL_REG3_INT_S            (BIT(1) | BIT(0))
69 #define LPS25HB_SHIFT_CTRL_REG_INT_S            0
71 #define LPS25HB_REG_CTRL_REG4                   0x23
78 #define LPS25HB_MASK_CTRL_REG4_DRDY             BIT(0)
79 #define LPS25HB_SHIFT_CTRL_REG4_DRDY            0
81 #define LPS25HB_REG_INTERRUPT_CFG               0x24
86 #define LPS25HB_MASK_INTERRUPT_CFG_PH_E         BIT(0)
87 #define LPS25HB_SHIFT_INTERRUPT_CFG_PH_E        0
89 #define LPS25HB_REG_INT_SOURCE                  0x25
94 #define LPS25HB_MASK_INT_SOURCE_PH              BIT(0)
95 #define LPS25HB_SHIFT_INT_SOURCE_PH             0
97 #define LPS25HB_REG_STATUS_REG                  0x27
104 #define LPS25HB_MASK_STATUS_REG_T_DA            BIT(0)
105 #define LPS25HB_SHIFT_STATUS_REG_T_DA           0
107 #define LPS25HB_REG_PRESS_OUT_XL                0x28
108 #define LPS25HB_REG_PRESS_OUT_L                 0x29
109 #define LPS25HB_REG_PRESS_OUT_H                 0x2A
111 #define LPS25HB_REG_TEMP_OUT_L                  0x2B
112 #define LPS25HB_REG_TEMP_OUT_H                  0x2C
114 #define LPS25HB_REG_FIFO_CTRL                   0x2E
115 #define LPS25HB_MASK_FIFO_CTRL_F_MODE           (BIT(7) | BIT(6) | BIT(5))
118 						 BIT(2) | BIT(1) | BIT(0))
119 #define LPS25HB_SHIFT_FIFO_CTRL_WTM_POINT       0
121 #define LPS25HB_REG_FIFO_STATUS                 0x2F
122 #define LPS25HB_MASK_FIFO_STATUS_FTH_FIFO       BIT(7)
123 #define LPS25HB_SHIFT_FIFO_STATUS_FTH_FIFO      7
129 						 BIT(1) | BIT(0))
130 #define LPS25HB_SHIFT_FIFO_STATUS_FSS           0
132 #define LPS25HB_REG_THS_P_L                     0x30
133 #define LPS25HB_REG_THS_P_H                     0x31
135 #define LPS25HB_REG_RPDS_L                      0x39
136 #define LPS25HB_REG_RPDS_H                      0x3A
140 #elif CONFIG_LPS25HB_SAMPLING_RATE == 7