Home
last modified time | relevance | path

Searched refs:TRUE (Results 1 – 25 of 215) sorted by relevance

123456789

/ThreadX-v6.4.1/ports_smp/cortex_r8_smp/ac5/src/
Dtx_thread_vectored_context_save.s117 IF {INTER} = {TRUE}
158 IF {INTER} = {TRUE}
187 IF {INTER} = {TRUE}
Dtx_thread_smp_low_level_initialize.s65 IF {INTER} = {TRUE}
Dtx_thread_interrupt_restore.s67 IF {INTER} = {TRUE}
Dtx_thread_smp_time_get.s68 IF {INTER} = {TRUE}
Dtx_thread_smp_core_get.s65 IF {INTER} = {TRUE}
Dtx_thread_interrupt_disable.s77 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/utility/rtos_compatibility_layers/posix/
Dpx_pth_testcancel.c84 (pthread_ptr->cancel_request==TRUE) ) in pthread_testcancel()
/ThreadX-v6.4.1/ports_smp/cortex_a7_smp/ac5/src/
Dtx_thread_smp_low_level_initialize.s76 IF {INTER} = {TRUE}
Dtx_thread_interrupt_restore.s78 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports_smp/cortex_a9_smp/ac5/src/
Dtx_thread_smp_low_level_initialize.s76 IF {INTER} = {TRUE}
Dtx_thread_interrupt_restore.s78 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports_smp/cortex_a5_smp/ac5/src/
Dtx_thread_smp_low_level_initialize.s76 IF {INTER} = {TRUE}
Dtx_thread_interrupt_restore.s78 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports/cortex_r4/ac5/src/
Dtx_thread_vectored_context_save.s120 IF {INTER} = {TRUE}
160 IF {INTER} = {TRUE}
189 IF {INTER} = {TRUE}
Dtx_thread_interrupt_restore.s78 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports_module/cortex_a7/ac5/module_manager/src/
Dtx_thread_vectored_context_save.s120 IF {INTER} = {TRUE}
160 IF {INTER} = {TRUE}
189 IF {INTER} = {TRUE}
Dtx_thread_interrupt_restore.s78 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports/cortex_a8/ac5/src/
Dtx_thread_vectored_context_save.s120 IF {INTER} = {TRUE}
160 IF {INTER} = {TRUE}
189 IF {INTER} = {TRUE}
Dtx_thread_interrupt_restore.s78 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports/cortex_a9/ac5/src/
Dtx_thread_vectored_context_save.s120 IF {INTER} = {TRUE}
160 IF {INTER} = {TRUE}
189 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports/cortex_a7/ac5/src/
Dtx_thread_vectored_context_save.s120 IF {INTER} = {TRUE}
160 IF {INTER} = {TRUE}
189 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports/cortex_a5/ac5/src/
Dtx_thread_vectored_context_save.s120 IF {INTER} = {TRUE}
160 IF {INTER} = {TRUE}
189 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports/cortex_r5/ac5/src/
Dtx_thread_vectored_context_save.s120 IF {INTER} = {TRUE}
160 IF {INTER} = {TRUE}
189 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports/arm9/ac5/src/
Dtx_thread_interrupt_restore.s78 IF {INTER} = {TRUE}
/ThreadX-v6.4.1/ports/arm11/ac5/src/
Dtx_thread_interrupt_restore.s78 IF {INTER} = {TRUE}

123456789