Home
last modified time | relevance | path

Searched refs:GICC_CTLR (Results 1 – 25 of 66) sorted by relevance

123

/ThreadX-v6.2.1/ports/cortex_a5x/ac6/example_build/sample_threadx/
Dgic400_gic.c38 volatile unsigned int GICC_CTLR; // +0x000 - RW - CPU Interface Control Register member
322 tmp = gic_cpu->GICC_CTLR; in enableCPUInterface()
324 gic_cpu->GICC_CTLR = tmp; in enableCPUInterface()
334 tmp = gic_cpu->GICC_CTLR; in enableNonSecureCPUInterface()
336 gic_cpu->GICC_CTLR = tmp; in enableNonSecureCPUInterface()
344 tmp = gic_cpu->GICC_CTLR; in disableCPUInterface()
346 gic_cpu->GICC_CTLR = tmp; in disableCPUInterface()
354 tmp = gic_cpu->GICC_CTLR; in enableSecureFIQs()
356 gic_cpu->GICC_CTLR = tmp; in enableSecureFIQs()
364 tmp = gic_cpu->GICC_CTLR; in disableSecureFIQs()
[all …]
/ThreadX-v6.2.1/ports/cortex_a55/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a57/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a34/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a34/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a53/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a35/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a53/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a35/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a55/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_smp/cortex_a76ae_smp/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_module/cortex_a35_smp/ac6/example_build/sample_threadx_module_manager/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_smp/cortex_a34_smp/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a75/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a76/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_module/cortex_a35/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_smp/cortex_a65_smp/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_module/cortex_a35/ac6/example_build/sample_threadx_module_manager/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_smp/cortex_a65_smp/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_smp/cortex_a65ae_smp/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_smp/cortex_a65ae_smp/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_smp/cortex_a72_smp/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_smp/cortex_a73_smp/gnu/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports/cortex_a75/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro
/ThreadX-v6.2.1/ports_smp/cortex_a53_smp/ac6/example_build/sample_threadx/
DPPM_AEM.h50 #define GICC_CTLR 0x0000 macro

123