Home
last modified time | relevance | path

Searched refs:heap (Results 51 – 75 of 183) sorted by relevance

12345678

/ThreadX-v6.4.1/ports/cortex_a35/ac6/example_build/sample_threadx/
Dsample_threadx.scat19 ; All stacks and heap are aligned to a cache-line boundary
24 ; Separate heap - import symbol __use_two_region_memory
31 ; All stacks and heap are aligned to a cache-line boundary
/ThreadX-v6.4.1/ports/cortex_a72/ac6/example_build/sample_threadx/
Dsample_threadx.scat19 ; All stacks and heap are aligned to a cache-line boundary
24 ; Separate heap - import symbol __use_two_region_memory
31 ; All stacks and heap are aligned to a cache-line boundary
/ThreadX-v6.4.1/ports/cortex_a73/ac6/example_build/sample_threadx/
Dsample_threadx.scat19 ; All stacks and heap are aligned to a cache-line boundary
24 ; Separate heap - import symbol __use_two_region_memory
31 ; All stacks and heap are aligned to a cache-line boundary
/ThreadX-v6.4.1/ports/cortex_a76ae/ac6/example_build/sample_threadx/
Dsample_threadx.scat19 ; All stacks and heap are aligned to a cache-line boundary
24 ; Separate heap - import symbol __use_two_region_memory
31 ; All stacks and heap are aligned to a cache-line boundary
/ThreadX-v6.4.1/ports_arch/ARMv8-A/threadx/ports/ac6/example_build/sample_threadx/
Dsample_threadx.scat19 ; All stacks and heap are aligned to a cache-line boundary
24 ; Separate heap - import symbol __use_two_region_memory
31 ; All stacks and heap are aligned to a cache-line boundary
/ThreadX-v6.4.1/ports/cortex_m3/ac6/example_build/sample_threadx/
Dsample_threadx.scat12 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
17 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports/cortex_m0/ac6/example_build/sample_threadx/
Dsample_threadx.scat12 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
17 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports_module/cortex_a35_smp/gnu/example_build/sample_threadx_module/
Dsample_threadx_module.ld184 .heap ALIGN(__non_init_end__ , 4) (NOLOAD) : AT(ALIGN(__non_init_end__ , 4))
187 *(.heap)
190 __heap_end__ = __heap_start__ + SIZEOF(.heap);
/ThreadX-v6.4.1/ports_module/cortex_a35/gnu/example_build/sample_threadx_module/
Dsample_threadx_module.ld184 .heap ALIGN(__non_init_end__ , 4) (NOLOAD) : AT(ALIGN(__non_init_end__ , 4))
187 *(.heap)
190 __heap_end__ = __heap_start__ + SIZEOF(.heap);
/ThreadX-v6.4.1/ports_module/cortex_m7/ac6/example_build/sample_threadx/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports_module/cortex_m7/ac6/example_build/sample_threadx_module_manager/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports/cortex_m4/ac6/example_build/sample_threadx/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports/cortex_m7/ac6/example_build/sample_threadx/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports_module/cortex_m4/ac6/example_build/sample_threadx/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports_module/cortex_m4/ac6/example_build/sample_threadx_module_manager/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports_module/cortex_m0+/ac6/example_build/sample_threadx/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports_module/cortex_m0+/ac6/example_build/sample_threadx_module_manager/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports_module/cortex_m3/ac6/example_build/sample_threadx_module_manager/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports_module/cortex_m3/ac6/example_build/sample_threadx/
Dsample_threadx.scat10 ; This scatter-file places the vector table, application code, data, stacks and heap at suitable ad…
15 …laced using ARM_LIB_STACKHEAP, to eliminate the need to set stack-base or heap-base in the debugge…
/ThreadX-v6.4.1/ports_module/cortex_m7/gnu/example_build/
Dsample_threadx_module.ld199 .heap ALIGN(__non_init_end__ , 4) (NOLOAD) : AT(ALIGN(__non_init_end__ , 4))
202 *(.heap)
205 __heap_end__ = __heap_start__ + SIZEOF(.heap);
Dsample_threadx.ld171 .heap ALIGN(__non_init_end__ , 4) (NOLOAD) : AT(ALIGN(__non_init_end__ , 4))
174 *(.heap)
177 __heap_end__ = __heap_start__ + SIZEOF(.heap);
179 …tart__ && __heap_end__ <= (__RAM_segment_start__ + 0x00020000) , "error: .heap is too large to fit…
/ThreadX-v6.4.1/ports_module/cortex_a7/gnu/example_build/
Dsample_threadx_module.ld199 .heap ALIGN(__non_init_end__ , 4) (NOLOAD) : AT(ALIGN(__non_init_end__ , 4))
202 *(.heap)
205 __heap_end__ = __heap_start__ + SIZEOF(.heap);
/ThreadX-v6.4.1/ports_module/cortex_m3/gnu/example_build/
Dsample_threadx_module.ld199 .heap ALIGN(__non_init_end__ , 4) (NOLOAD) : AT(ALIGN(__non_init_end__ , 4))
202 *(.heap)
205 __heap_end__ = __heap_start__ + SIZEOF(.heap);
/ThreadX-v6.4.1/ports_module/cortex_m4/gnu/example_build/
Dsample_threadx_module.ld199 .heap ALIGN(__non_init_end__ , 4) (NOLOAD) : AT(ALIGN(__non_init_end__ , 4))
202 *(.heap)
205 __heap_end__ = __heap_start__ + SIZEOF(.heap);
/ThreadX-v6.4.1/ports_module/cortex_m0+/gnu/example_build/sample_threadx_module/
Dsample_threadx_module.ld204 .heap ALIGN(__non_init_end__ , 4) (NOLOAD) : AT(ALIGN(__non_init_end__ , 4))
207 *(.heap)
210 __heap_end__ = __heap_start__ + SIZEOF(.heap);

12345678