Home
last modified time | relevance | path

Searched defs:memory_area (Results 1 – 22 of 22) sorted by relevance

/ThreadX-v6.4.1/ports/cortex_m3/ac6/example_build/sample_threadx/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports_module/cortex_r4/ac6/example_build/sample_threadx/
Dsample_threadx.c30 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports/cortex_m0/ac6/example_build/sample_threadx/
Dsample_threadx.c13 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports/cortex_m0/gnu/example_build/
Dsample_threadx.c13 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports/cortex_m4/ac6/example_build/sample_threadx/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports/cortex_m7/ac6/example_build/sample_threadx/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports/cortex_m7/gnu/example_build/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/samples/
Ddemo_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports_module/cortex_m4/ac6/example_build/sample_threadx/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports_module/cortex_m0+/ac6/example_build/sample_threadx/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports_arch/ARMv7-M/threadx/ac6/example_build/sample_threadx/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports/cortex_m3/gnu/example_build/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports_module/cortex_m7/ac6/example_build/sample_threadx/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports_module/cortex_m0+/gnu/example_build/sample_threadx/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports_arch/ARMv7-M/threadx/gnu/example_build/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports/xtensa/xcc/example_build/
Ddemo_threadx.c32 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports/cortex_m4/gnu/example_build/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports_module/cortex_m3/ac6/example_build/sample_threadx/
Dsample_threadx.c29 UCHAR memory_area[DEMO_BYTE_POOL_SIZE]; variable
/ThreadX-v6.4.1/ports_module/cortex_a35_smp/ac6/example_build/sample_threadx/
Dsample_threadx.c17 UCHAR memory_area[DEMO_BYTE_POOL_SIZE] __attribute__((aligned (8))); variable
/ThreadX-v6.4.1/ports_module/cortex_a35_smp/gnu/example_build/sample_threadx/
Dsample_threadx.c17 UCHAR memory_area[DEMO_BYTE_POOL_SIZE] __attribute__((aligned (8))); variable
/ThreadX-v6.4.1/ports_smp/cortex_a5x_smp/ac6/example_build/sample_threadx/
Dsample_threadx.c18 UCHAR memory_area[DEMO_BYTE_POOL_SIZE] __attribute__((aligned (8))); variable
/ThreadX-v6.4.1/ports_smp/cortex_a5x_smp/gnu/example_build/sample_threadx/
Dsample_threadx.c18 UCHAR memory_area[DEMO_BYTE_POOL_SIZE] __attribute__((aligned (8))); variable