Home
last modified time | relevance | path

Searched refs:GICD_ICFGR (Results 1 – 25 of 70) sorted by relevance

123

/ThreadX-v6.4.1/ports_smp/cortex_a53_smp/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a55_smp/ac6/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a55_smp/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a57_smp/ac6/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a57_smp/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a35_smp/ac6/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a35_smp/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a53_smp/ac6/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a34_smp/ac6/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a34_smp/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_module/cortex_a35/gnu/example_build/sample_threadx_module_manager/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_module/cortex_a35_smp/ac6/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_module/cortex_a35_smp/ac6/example_build/sample_threadx_module_manager/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_module/cortex_a35_smp/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_module/cortex_a35_smp/gnu/example_build/sample_threadx_module_manager/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_arch/ARMv8-A/threadx/ports/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_arch/ARMv8-A/threadx_smp/ports/ac6/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_arch/ARMv8-A/threadx_smp/ports/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_module/cortex_a35/ac6/example_build/sample_threadx_module_manager/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_module/cortex_a35/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a65ae_smp/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a73_smp/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports/cortex_a76/ac6/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports_smp/cortex_a76ae_smp/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()
/ThreadX-v6.4.1/ports/cortex_a76/gnu/example_build/sample_threadx/
DGICv3_gicd.c52 volatile uint32_t GICD_ICFGR[64]; // +0x0c00 member
218 bank = (id >> 4) & RANGE_LIMIT(gicd.GICD_ICFGR); in ConfigureSPI()
223 tmp = gicd.GICD_ICFGR[bank]; in ConfigureSPI()
226 gicd.GICD_ICFGR[bank] = tmp; in ConfigureSPI()

123