Home
last modified time | relevance | path

Searched refs:__asm__ (Results 1 – 25 of 86) sorted by relevance

1234

/ThreadX-v6.3.0/ports/xtensa/xcc/src/
Dtx_xtensa_stack_error_handler.c101 register int32_t sc __asm__ ("a2") = SYS_log_msg; in _tx_xtensa_stack_error_handler()
102 register char * msg __asm__ ("a3") in _tx_xtensa_stack_error_handler()
104 register TX_THREAD * thd __asm__ ("a4") = thread; in _tx_xtensa_stack_error_handler()
105 __asm__ volatile ("simcall" :: "a" (sc), "a" (msg), "a" (thd) ); in _tx_xtensa_stack_error_handler()
118 __asm__ volatile ("simcall"); /* control to debugger or exit */ in _tx_xtensa_stack_error_handler()
120 __asm__ volatile ("break 1, 15"); /* control to debugger or panic */ in _tx_xtensa_stack_error_handler()
/ThreadX-v6.3.0/ports/cortex_m3/ac5/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m3/ac6/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m3/gnu/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m3/iar/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m3/keil/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m7/gnu/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m7/iar/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m4/gnu/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m4/iar/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m4/keil/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m7/ac5/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m7/ac6/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m4/ac5/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports/cortex_m4/ac6/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_arch/ARMv7-M/threadx/inc/
Dtx_port.h90 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
315 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
321 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
324 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
338 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
345 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
489 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
533 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
534 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
549 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_module/cortex_m7/ac5/inc/
Dtx_port.h79 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
320 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
326 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
329 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
343 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
350 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
494 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
538 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
539 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
556 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_module/cortex_m7/ac6/inc/
Dtx_port.h79 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
320 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
326 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
329 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
343 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
350 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
494 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
538 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
539 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
556 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_module/cortex_m7/gnu/inc/
Dtx_port.h79 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
320 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
326 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
329 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
343 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
350 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
494 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
538 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
539 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
556 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_module/cortex_m7/iar/inc/
Dtx_port.h79 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
320 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
326 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
329 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
343 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
350 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
494 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
538 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
539 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
556 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_module/cortex_m4/ac5/inc/
Dtx_port.h79 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
320 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
326 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
329 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
343 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
350 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
494 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
538 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
539 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
556 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_module/cortex_m4/ac6/inc/
Dtx_port.h79 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
320 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
326 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
329 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
343 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
350 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
494 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
538 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
539 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
556 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_module/cortex_m4/gnu/inc/
Dtx_port.h79 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
320 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
326 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
329 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
343 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
350 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
494 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
538 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
539 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
556 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_module/cortex_m4/iar/inc/
Dtx_port.h79 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
320 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
326 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
329 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
343 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
350 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
494 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
538 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
539 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
556 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]
/ThreadX-v6.3.0/ports_arch/ARMv7-M/threadx_modules/inc/
Dtx_port.h79 #define __asm__ __asm /* Define to make all inline asm look similar */ macro
320 __asm__ volatile (" MRS %0,CONTROL ": "=r" (control_value) ); in __get_control_value()
326 __asm__ volatile (" MSR CONTROL,%0": : "r" (control_value): "memory" ); in __set_control_value()
329 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
343 __asm__ volatile ("MSR CONTROL,control_value"); in __set_control_value()
350 #define TX_VFP_TOUCH() __asm__ volatile ("VMOV.F32 s0, s0");
494 __asm__ volatile (" MRS %0,IPSR ": "=r" (ipsr_value) ); in __get_ipsr_value()
538 #define TX_LOWEST_SET_BIT_CALCULATE(m, b) __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m…
539 … __asm__ volatile (" CLZ %0,%1 ": "=r" (b) : "r" (m) );
556 __asm__ volatile ("MRS %0, BASEPRI ": "=r" (posture)); in __get_interrupt_posture()
[all …]

1234