Home
last modified time | relevance | path

Searched refs:DISABLE_INTS (Results 1 – 25 of 222) sorted by relevance

123456789

/ThreadX-v6.2.1/ports/cortex_a5/gnu/src/
Dtx_thread_fiq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a12/ac6/src/
Dtx_thread_fiq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a12/gnu/src/
Dtx_thread_fiq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a7/ac6/src/
Dtx_thread_fiq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a15/ac6/src/
Dtx_thread_fiq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a15/gnu/src/
Dtx_thread_fiq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a17/ac6/src/
Dtx_thread_fiq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a17/gnu/src/
Dtx_thread_fiq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a8/ac6/src/
Dtx_thread_fiq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a9/gnu/src/
Dtx_thread_irq_nesting_end.S28 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
30 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
99 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a5/ac6/src/
Dtx_thread_fiq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a7/gnu/src/
Dtx_thread_fiq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
Dtx_thread_irq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports/cortex_a8/gnu/src/
Dtx_thread_fiq_nesting_end.S27 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
29 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
98 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value
/ThreadX-v6.2.1/ports_module/cortex_a7/gnu/module_manager/src/
Dtx_thread_fiq_nesting_end.s24 DISABLE_INTS = 0xC0 // Disable IRQ/FIQ interrupts define
26 DISABLE_INTS = 0x80 // Disable IRQ interrupts define
92 ORR r0, r0, #DISABLE_INTS // Build disable interrupt value

123456789