Home
last modified time | relevance | path

Searched refs:Underflow (Results 1 – 5 of 5) sorted by relevance

/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Miscellaneous/
DEOSS3_PacketFIFO.cs74 ….WithFlag(i + 0x5, out packetFifos[i / 8].Underflow, FieldMode.WriteOneToClear | FieldMode.Read, w… in DefineRegisters()
152 || queue.PopUnderMask.Value && queue.Underflow.Value in UpdateIRQ()
199 public IFlagRegisterField Underflow; field in Antmicro.Renode.Peripherals.Miscellaneous.EOSS3_PacketFIFO.PacketFifoBase
245 Underflow.Value = true; in DequeueCallback()
252 Underflow.Value = false; in DequeueCallback()
358 Underflow.Value = true; in DequeueCallback()
365 Underflow.Value = false; in DequeueCallback()
379 Underflow.Value = true; in DequeueCallback()
386 Underflow.Value = false; in DequeueCallback()
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Timers/
DEFR32_Timer.cs120 interruptManager.SetInterrupt(Interrupt.Underflow); in LimitReached()
161 Underflow, enumerator
DRenesasRZG_GPT.cs511 public bool Underflow { get; set; } property in Antmicro.Renode.Peripherals.Timers.RenesasRZG_GPT.GPTChannel
524 Underflow = true; in OnMainTimerLimitReached()
DRenesasRA_GPT.cs560 public bool Underflow { get; set; } property in Antmicro.Renode.Peripherals.Timers.RenesasRA_GPT.GPTChannel
573 Underflow = true; in OnMainTimerLimitReached()
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/SPI/
DOpenTitan_SpiDevice.cs150 txFifoStatus = SRAMCircularFifoRange.FifoStatus.Underflow; in Transmit()
191 case SRAMCircularFifoRange.FifoStatus.Underflow: in HandleFifoStatusesAndUpdateInterrupts()
865 status = FifoStatus.Underflow; in UpdateStatus()
888 Underflow, enumerator