Home
last modified time | relevance | path

Searched refs:StandardCSR (Results 1 – 1 of 1) sorted by relevance

/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Cores/RiscV/
DBaseRiscV.cs86 …RegisterCSR((ulong)StandardCSR.Miselect, () => miselectValue, s => miselectValue = (uint)s, "misel… in BaseRiscV()
90 …RegisterCSR((ulong)StandardCSR.Mireg + i, () => ReadIndirectCSR(miselectValue, j), v => WriteIndir… in BaseRiscV()
93 …RegisterCSR((ulong)StandardCSR.Siselect, () => siselectValue, s => siselectValue = (uint)s, "sisel… in BaseRiscV()
97 …RegisterCSR((ulong)StandardCSR.Sireg + i, () => ReadIndirectCSR(siselectValue, j), v => WriteIndir… in BaseRiscV()
1358 protected enum StandardCSR enum in Antmicro.Renode.Peripherals.CPU.BaseRiscV