| /Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/CPU/ |
| D | LLVMArchitectureMapping.cs | 28 if(!ModelTranslations.TryGetValue(cpu.Model, out model)) in GetTripleAndModelKey()
30 model = cpu.Model.ToLower(); in GetTripleAndModelKey()
|
| D | BaseCPU.cs | 54 this.Model = cpuType; in BaseCPU()
180 public string Model { get; } property in Antmicro.Renode.Peripherals.CPU.BaseCPU
|
| D | TranslationCPU.cs | 1338 var result = TlibInit(Model); in Init()
|
| /Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Miscellaneous/ |
| D | STM32H7_HardwareSemaphore.cs | 106 if(cpu.Model == "cortex-m4" || cpu.Model == "cortex-m4f") in DefineRegisters()
110 else if(cpu.Model == "cortex-m7") in DefineRegisters()
116 this.Log(LogLevel.Warning, "Unsupported cpu model: {0}", cpu.Model); in DefineRegisters()
|
| /Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Sensors/ |
| D | ZMOD4xxx.cs | 21 public ZMOD4xxx(Model model) in ZMOD4xxx()
29 case Model.ZMOD4410: in ZMOD4xxx()
39 case Model.ZMOD4510: in ZMOD4xxx()
284 private readonly Model model;
309 public enum Model enum in Antmicro.Renode.Peripherals.Sensors.ZMOD4xxx
|
| D | SI70xx.cs | 20 public SI70xx(Model model) in SI70xx()
148 private readonly Model model;
157 public enum Model enum in Antmicro.Renode.Peripherals.Sensors.SI70xx
|
| /Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/CPU/ExecutionTracer/FBInstruction/ |
| D | README.txt | 1 Trace Based Model expects unified instruction format for all supported architectures.
|
| /Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Main/Peripherals/CPU/ |
| D | ICPU.cs | 22 string Model { get; } property
|
| /Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Input/ |
| D | FT5x06.cs | 82 case Mode.Model: in Write()
245 Model = 0xBB, enumerator
|
| /Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Cores/Arm-M/ |
| D | NVIC.cs | 70 if(cpu.Model == "cortex-m7") in AttachCPU()
369 …if(cpu.Model == "cortex-m3" || cpu.Model == "cortex-m4" || cpu.Model == "cortex-m4f" || cpu.Model … in WriteDoubleWord()
375 …this.Log(LogLevel.Error, "Software Trigger Interrupt Register not implemented for {0}", cpu.Model); in WriteDoubleWord()
|
| /Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Main/Core/ |
| D | Machine.cs | 972 if(cpus.Select(cpu => cpu.Model).Distinct().Count() <= 1) in StartGdbServer()
993 var cpusOfArch = cpus.Where(cpu => cpu.Model == cpuCluster); in StartGdbServer()
1007 …response.Append(Misc.PrettyPrintCollection(cpus.Select(c => c.Model).Distinct().Append("all"), c =… in StartGdbServer()
|
| /Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Cores/Arm/ |
| D | ArmSignalsUnit.cs | 129 AssertCPUModelIsSupported(cpu.Model); in RegisterCPU()
|
| D | ARM_GenericInterruptController.cs | 2020 switch(cpu.Model) in GetProcessorNumber()
|
