Home
last modified time | relevance | path

Searched refs:MaskedInterruptStatus (Results 1 – 8 of 8) sorted by relevance

/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Timers/
DPL031.cs42 case Offset.MaskedInterruptStatus: in ReadDoubleWord()
121 MaskedInterruptStatus = 0x18, enumerator
DMiV_CoreTimer.cs79 {(long)Registers.MaskedInterruptStatus, new DoubleWordRegister(this) in MiV_CoreTimer()
118 MaskedInterruptStatus = 0x18 enumerator
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/UART/
DPL011.cs258 Registers.MaskedInterruptStatus.Define(this) in DefineRegisters()
259 …FieldMode.Read, name: "Masked interrupt status", valueProviderCallback: _ => MaskedInterruptStatus) in DefineRegisters()
310 IRQ.Set(MaskedInterruptStatus != 0); in UpdateInterrupts()
358 private uint MaskedInterruptStatus => RawInterruptStatus & InterruptMask; field in Antmicro.Renode.Peripherals.UART.PL011
416 MaskedInterruptStatus = 0x040, enumerator
DESP32_UART.cs155 bool flag = MaskedInterruptStatus != 0; in UpdateInterrupts()
164 private uint MaskedInterruptStatus => RawInterruptStatus & InterruptMask; field in Antmicro.Renode.Peripherals.UART.ESP32_UART
204 MaskedInterruptStatus = 0x08, enumerator
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/SPI/
DCC2538_SSI.cs81 { (long)Registers.MaskedInterruptStatus, new DoubleWordRegister(this) in CC2538_SSI()
207 MaskedInterruptStatus = 0x1C, enumerator
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/GPIOPort/
DCC2538_GPIO.cs159 {(long)Registers.MaskedInterruptStatus, new DoubleWordRegister(this) in PrepareRegisters()
255 MaskedInterruptStatus = 0x418, enumerator
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Miscellaneous/
DSTM32H7_HardwareSemaphore.cs138 MaskedInterruptStatus = 0x10c, enumerator
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Miscellaneous/Crypto/
DSTM32H7_CRYPTO.cs156 Registers.MaskedInterruptStatus.Define(this) in DefineRegisters()
589 MaskedInterruptStatus = 0x1C, enumerator