Home
last modified time | relevance | path

Searched refs:Interrupts (Results 1 – 20 of 20) sorted by relevance

/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/UART/
DNRF52840_UART.cs24 interruptManager = new InterruptManager<Interrupts>(this); in NRF52840_UART()
94 if(interruptManager.IsSet(Interrupts.EndReceive)) in CharWritten()
115 interruptManager.SetInterrupt(Interrupts.EndReceive); in CharWritten()
118 interruptManager.SetInterrupt(Interrupts.ReceiveReady); in CharWritten()
148 … {(long)Registers.RxDReady, GetEventRegister(Interrupts.ReceiveReady, "EVENTS_RXDRDY") in DefineRegisters()
150 … {(long)Registers.TxDReady, GetEventRegister(Interrupts.TransmitReady, "EVENTS_TXDRDY") in DefineRegisters()
152 {(long)Registers.ErrorDetected, GetEventRegister(Interrupts.Error, "EVENTS_ERROR") in DefineRegisters()
228 interruptManager.SetInterrupt(Interrupts.ReceiveReady); in DefineRegisters()
244 interruptManager.SetInterrupt(Interrupts.TransmitReady); in DefineRegisters()
252 … dict.Add((long)Registers.EndRx, GetEventRegister(Interrupts.EndReceive, "EVENTS_ENDRX")); in DefineRegisters()
[all …]
DPL011.cs135 this.Log(LogLevel.Noisy, "Clearing {0} interrupt.", (Interrupts)interrupt); in ClearInterrupt()
162 interruptRawStatuses[(int)Interrupts.Transmit] = true; in DefineRegisters()
309 interruptRawStatuses[(int)Interrupts.Receive] = Count >= receiveInterruptTriggerPoint; in UpdateInterrupts()
324 interruptRawStatuses[(int)Interrupts.Transmit] = true; in UpdateReceiveFifoSize()
352 interruptRawStatuses[(int)Interrupts.Transmit] = true; in WriteDataRegister()
388 private enum Interrupts enum in Antmicro.Renode.Peripherals.UART.PL011
DCMSDK_APB_UART.cs72 {(long)Registers.Interrupts, new DoubleWordRegister(this) in CMSDK_APB_UART()
146 Interrupts = 0x0c, enumerator
DESP32_UART.cs148 this.Log(LogLevel.Noisy, "Clearing {0} interrupt.", (Interrupts)interrupt); in ClearInterrupt()
172 private enum Interrupts enum in Antmicro.Renode.Peripherals.UART.ESP32_UART
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/I2C/
DTegraI2CController.cs45 SetInterrupt(Interrupts.RxFifoUnderflow); in ReadDoubleWord()
55 ClearInterrupt(Interrupts.RxFifoDataReq); in ReadDoubleWord()
103 ClearInterrupt(Interrupts.TxFifoOverflow); in WriteDoubleWord()
108 ClearInterrupt(Interrupts.RxFifoUnderflow); in WriteDoubleWord()
117 …interruptStatus &= (~value | (1u << (int)Interrupts.RxFifoDataReq) | (1u << (int)Interrupts.TxFifo… in WriteDoubleWord()
163 SetInterrupt(Interrupts.NoACK); in TransferData()
188 SetInterrupt(Interrupts.TxFifoDataReq); in TransferData()
208 SetInterrupt(Interrupts.PacketXferComplete, Interrupts.AllPacketsXferComplete); in FinishTransfer()
222 SetInterrupt(Interrupts.RxFifoDataReq); in PrepareRead()
234 if((interruptStatus & (interruptMask | (1 << (int)Interrupts.PacketXferComplete))) > 0) in Update()
[all …]
DEFM32GGI2CController.cs59 SetInterrupt(1 << (int)Interrupts.RXUF); in ReadDoubleWord()
187 SetInterrupt(1 << (int)Interrupts.TXBL); in HandleCtrl()
202 SetInterrupt(1 << (int)Interrupts.START); in HandleCommand()
218 SetInterrupt(1 << (int)Interrupts.MSTOP); in HandleCommand()
252 ClearInterrupt((uint)Interrupts.TXBL); in HandleCommand()
275 ClearInterrupt((uint)Interrupts.TXBL); in LoadTxData()
282 SetInterrupt(1 << (int)Interrupts.TXOF); in LoadTxData()
292 SetInterrupt(1 << (int)Interrupts.TXC); in ShiftTxData()
306 SetInterrupt(1 << (int)Interrupts.TXBL); in ShiftTxData()
310 if(txShiftRegisterFull && CheckInterrupt(Interrupts.BUSHOLD)) in ShiftTxData()
[all …]
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/SPI/
DSAM_SPI.cs24 irqManager = new InterruptManager<Interrupts>(this, IRQ, nameof(IRQ)); in SAM_SPI()
37 irqManager.SetInterrupt(Interrupts.TransmissionRegistersEmpty); in Reset()
66 if(!irqManager.IsSet(Interrupts.ReceiveDataRegisterFull)) in DmaWordRead()
102 irqManager.SetInterrupt(Interrupts.TransmitDataRegisterEmpty); in DefineRegisters()
103 … if(!waitDataReadBeforeTransfer.Value || !irqManager.IsSet(Interrupts.ReceiveDataRegisterFull)) in DefineRegisters()
115 irqManager.ClearInterrupt(Interrupts.TransmitDataRegisterEmpty); in DefineRegisters()
161 irqManager.ClearInterrupt(Interrupts.ReceiveDataRegisterFull); in DefineRegisters()
183 irqManager.ClearInterrupt(Interrupts.TransmissionRegistersEmpty); in DefineRegisters()
188 … if(!(waitDataReadBeforeTransfer.Value && irqManager.IsSet(Interrupts.ReceiveDataRegisterFull))) in DefineRegisters()
203 irqManager.ClearInterrupt(Interrupts.ModeFaultError); in DefineRegisters()
[all …]
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/SD/
DMPFS_SDController.cs29 irqManager = new InterruptManager<Interrupts>(this); in MPFS_SDController()
268 …irqManager.SetInterrupt(Interrupts.BufferWriteReady, irqManager.IsEnabled(Interrupts.BufferWriteRe… in InitializeRegisters()
269 …irqManager.SetInterrupt(Interrupts.BufferReadReady, irqManager.IsEnabled(Interrupts.BufferReadRead… in InitializeRegisters()
270 …irqManager.SetInterrupt(Interrupts.CommandComplete, irqManager.IsEnabled(Interrupts.CommandComplet… in InitializeRegisters()
273 …irqManager.SetInterrupt(Interrupts.TransferComplete, irqManager.IsEnabled(Interrupts.TransferCompl… in InitializeRegisters()
478 …irqManager.SetInterrupt(Interrupts.TransferComplete, irqManager.IsEnabled(Interrupts.TransferCompl… in ReadCard()
493 …irqManager.SetInterrupt(Interrupts.TransferComplete, irqManager.IsEnabled(Interrupts.TransferCompl… in WriteBuffer()
515 …irqManager.SetInterrupt(Interrupts.TransferComplete, irqManager.IsEnabled(Interrupts.TransferCompl… in WriteCard()
523 …irqManager.SetInterrupt(Interrupts.BufferReadReady, irqManager.IsEnabled(Interrupts.BufferReadRead… in ReadBuffer()
526 …irqManager.SetInterrupt(Interrupts.TransferComplete, irqManager.IsEnabled(Interrupts.TransferCompl… in ReadBuffer()
[all …]
DSunxiMMC.cs218 if((interruptMask & (int)Interrupts.DataTransferComplete) != 0) in OnStartCommand()
220 rawInterruptStatus |= (int)Interrupts.DataTransferComplete; in OnStartCommand()
222 else if((interruptMask & (int)Interrupts.AutoCommandDone) != 0) in OnStartCommand()
224 rawInterruptStatus |= (int)Interrupts.AutoCommandDone; in OnStartCommand()
234 rawInterruptStatus |= (int)Interrupts.BootAck; in OnStartCommand()
236 rawInterruptStatus |= (int)Interrupts.CommandComplete; in OnStartCommand()
281 private enum Interrupts enum in Antmicro.Renode.Peripherals.SD.SunxiMMC
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Cores/RiscV/
DVexRiscv.cs77 machineInterrupts = new Interrupts(); in Reset()
78 supervisorInterrupts = new Interrupts(); in Reset()
158 private Interrupts machineInterrupts;
159 private Interrupts supervisorInterrupts;
177 private struct Interrupts struct in Antmicro.Renode.Peripherals.CPU.VexRiscv
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Miscellaneous/S32K3XX_FlexIO/
DResourceBlock.cs25 foreach(var interrupt in Interrupts) in Reset()
33 public abstract IEnumerable<Interrupt> Interrupts { get; } property in Antmicro.Renode.Peripherals.Miscellaneous.S32K3XX_FlexIOModel.ResourceBlock
DS32K3XX_FlexIO.cs175 …var newValue = forceInterrupt || ResourceBlocks.SelectMany(x => x.Interrupts).Any(x => x.MaskedFla… in UpdateInterrupt()
DShifter.cs54 public override IEnumerable<Interrupt> Interrupts => new[] { Status, Error }; field in Antmicro.Renode.Peripherals.Miscellaneous.S32K3XX_FlexIOModel.Shifter
DTimer.cs36 public override IEnumerable<Interrupt> Interrupts => new[] { Status }; field in Antmicro.Renode.Peripherals.Miscellaneous.S32K3XX_FlexIOModel.Timer
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Network/
DK6xF_Ethernet.cs35 interruptManager = new InterruptManager<Interrupts>(this); in K6xF_Ethernet()
308 interruptManager.SetInterrupt(Interrupts.ReceiveBufferInterrupt); in ReceiveFrame()
309 interruptManager.SetInterrupt(Interrupts.ReceiveFrameInterrupt); in ReceiveFrame()
421 interruptManager.SetInterrupt(Interrupts.TransmitFrameInterrupt); in SendFrames()
422 interruptManager.SetInterrupt(Interrupts.TransmitBufferInterrupt); in SendFrames()
460 interruptManager.SetInterrupt(Interrupts.MIIInterrupt); in HandlePhyWrite()
468 private readonly InterruptManager<Interrupts> interruptManager;
600 private enum Interrupts enum in Antmicro.Renode.Peripherals.Network.K6xF_Ethernet
DCadenceGEM.cs41 interruptManager = new InterruptManager<Interrupts>(this); in CadenceGEM()
538 interruptManager.SetInterrupt(Interrupts.ReceiveComplete); in ReceiveFrame()
544 interruptManager.SetInterrupt(Interrupts.ReceiveUsedBitRead); in ReceiveFrame()
593 interruptManager.SetInterrupt(Interrupts.ManagementDone); in HandlePhyWrite()
670 interruptManager.SetInterrupt(Interrupts.TransmitUsedBitRead); in SendFrames()
671 interruptManager.SetInterrupt(Interrupts.TransmitComplete); in SendFrames()
697 private readonly InterruptManager<Interrupts> interruptManager;
1081 private enum Interrupts enum in Antmicro.Renode.Peripherals.Network.CadenceGEM
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Analog/
DAmbiqApollo4_ADC.cs285 …llback: (interrupt, _, newValue) => { if(newValue) SetInterruptStatus((Interrupts)interrupt, false… in DefineRegisters()
291 …llback: (interrupt, _, newValue) => { if(newValue) SetInterruptStatus((Interrupts)interrupt, true)… in DefineRegisters()
343 SetInterruptStatus(Interrupts.ConversionComplete, true); in PushToFifo()
346 private void SetInterruptStatus(Interrupts interrupt, bool value) in SetInterruptStatus()
445 private enum Interrupts enum in Antmicro.Renode.Peripherals.Analog.AmbiqApollo4_ADC
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/DMA/
DEOSS3_SPI_DMA.cs189 Registers.Interrupts.Define(this) in DefineRegisters()
233 Interrupts = 0x10, enumerator
/Renode-Infrastructure-v1.15.3-29f510e/src/Emulator/Peripherals/Peripherals/Network/SynopsysDWCEthernetQualityOfService/
DSynopsysDWCEthernetQualityOfService_DMA.cs346 public bool Interrupts => field in Antmicro.Renode.Peripherals.Network.SynopsysDWCEthernetQualityOfService.DMAChannel
DSynopsysDWCEthernetQualityOfService_Registers.cs1193 valueProviderCallback: (i, _) => dmaChannels[i].Interrupts) in CreateDMARegisterMap()