Searched refs:MI_LOAD_REGISTER_IMM (Results 1 – 17 of 17) sorted by relevance
| /Linux-v6.6/drivers/gpu/drm/i915/gt/ |
| D | intel_ring_submission.c | 665 *cs++ = MI_LOAD_REGISTER_IMM(1); in load_pd_dir() 669 *cs++ = MI_LOAD_REGISTER_IMM(1); in load_pd_dir() 679 *cs++ = MI_LOAD_REGISTER_IMM(1); in load_pd_dir() 723 *cs++ = MI_LOAD_REGISTER_IMM(num_engines); in mi_set_context() 777 *cs++ = MI_LOAD_REGISTER_IMM(num_engines); in mi_set_context() 823 *cs++ = MI_LOAD_REGISTER_IMM(L3LOG_DW); in remap_l3_slice()
|
| D | intel_lrc.c | 75 *regs = MI_LOAD_REGISTER_IMM(count); in set_offsets() 1327 *cs++ = MI_LOAD_REGISTER_IMM(1); in dg2_emit_rcs_hang_wabb() 1352 *cs++ = MI_LOAD_REGISTER_IMM(1); in dg2_emit_draw_watermark_setting() 1585 *batch++ = MI_LOAD_REGISTER_IMM(1); in gen8_emit_flush_coherentl3_wa() 1660 *batch++ = MI_LOAD_REGISTER_IMM(count); in emit_lri()
|
| D | selftest_workarounds.c | 580 *cs++ = MI_LOAD_REGISTER_IMM(1); in check_dirty_whitelist() 593 *cs++ = MI_LOAD_REGISTER_IMM(1); in check_dirty_whitelist() 904 *cs++ = MI_LOAD_REGISTER_IMM(whitelist_writable_count(engine)); in scrub_whitelisted_registers()
|
| D | intel_gpu_commands.h | 155 #define MI_LOAD_REGISTER_IMM(x) MI_INSTR(0x22, 2*(x)-1) macro
|
| D | gen7_renderclear.c | 399 batch_add(&cmds, MI_LOAD_REGISTER_IMM(2)); in emit_batch()
|
| D | selftest_rps.c | 101 *cs++ = MI_LOAD_REGISTER_IMM(__NGPR__ * 2); in create_spin_counter() 109 *cs++ = MI_LOAD_REGISTER_IMM(1); in create_spin_counter()
|
| D | gen8_engine_cs.c | 210 *cs++ = MI_LOAD_REGISTER_IMM(1) | MI_LRI_MMIO_REMAP_EN; in gen12_emit_aux_table_inv()
|
| D | selftest_lrc.c | 548 *cs++ = MI_LOAD_REGISTER_IMM(NUM_GPR_DW); in gpr_make_dirty() 1187 *cs++ = MI_LOAD_REGISTER_IMM(len); in load_context()
|
| D | selftest_execlists.c | 3080 *cs++ = MI_LOAD_REGISTER_IMM(1); in create_gpr_user() 4249 *cs++ = MI_LOAD_REGISTER_IMM(1); in preserved_virtual_engine()
|
| D | intel_workarounds.c | 1008 *cs++ = MI_LOAD_REGISTER_IMM(wal->count); in intel_engine_emit_ctx_wa()
|
| D | intel_execlists_submission.c | 2753 *cs++ = MI_LOAD_REGISTER_IMM(2 * GEN8_3LVL_PDPES) | MI_LRI_FORCE_POSTED; in emit_pdps()
|
| /Linux-v6.6/drivers/gpu/drm/i915/gvt/ |
| D | mmio_context.c | 222 *cs++ = MI_LOAD_REGISTER_IMM(count); in restore_context_mmio_for_inhibit() 255 *cs++ = MI_LOAD_REGISTER_IMM(GEN9_MOCS_SIZE); in restore_render_mocs_control_for_inhibit() 282 *cs++ = MI_LOAD_REGISTER_IMM(GEN9_MOCS_SIZE / 2); in restore_render_mocs_l3cc_for_inhibit()
|
| /Linux-v6.6/drivers/gpu/drm/i915/gem/selftests/ |
| D | i915_gem_client_blt.c | 162 *cs++ = MI_LOAD_REGISTER_IMM(1); in prepare_blit() 204 *cs++ = MI_LOAD_REGISTER_IMM(1); in prepare_blit()
|
| /Linux-v6.6/drivers/gpu/drm/i915/ |
| D | i915_cmd_parser.c | 228 CMD( MI_LOAD_REGISTER_IMM(1), SMI, !F, 0xFF, W, 485 CMD( MI_LOAD_REGISTER_IMM(1), SMI, !F, 0xFF, W, 1292 if (cmd_desc_is(desc, MI_LOAD_REGISTER_IMM(1)) && in check_cmd()
|
| D | i915_perf.c | 2024 *cs++ = MI_LOAD_REGISTER_IMM(1); in alloc_noa_wait() 2042 *cs++ = MI_LOAD_REGISTER_IMM(1); in alloc_noa_wait() 2090 *cs++ = MI_LOAD_REGISTER_IMM(2); in alloc_noa_wait() 2171 *cs++ = MI_LOAD_REGISTER_IMM(n_lri); in write_cs_mi_lri() 2520 *cs++ = MI_LOAD_REGISTER_IMM(count); in gen8_load_flex()
|
| /Linux-v6.6/drivers/gpu/drm/i915/selftests/ |
| D | i915_perf.c | 342 *cs++ = MI_LOAD_REGISTER_IMM(32); in live_noa_gpr()
|
| /Linux-v6.6/drivers/gpu/drm/i915/gem/ |
| D | i915_gem_execbuffer.c | 2241 *cs++ = MI_LOAD_REGISTER_IMM(4); in i915_reset_gen7_sol_offsets()
|