Home
last modified time | relevance | path

Searched refs:DPIO_CH1 (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.6/drivers/gpu/drm/i915/
Dintel_gvt_mmio_table.c1174 MMIO_D(BXT_PORT_PLL_EBB_0(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
1175 MMIO_D(BXT_PORT_PLL_EBB_4(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
1176 MMIO_D(BXT_PORT_PCS_DW10_LN01(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
1177 MMIO_D(BXT_PORT_PCS_DW10_GRP(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
1178 MMIO_D(BXT_PORT_PCS_DW12_LN01(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
1179 MMIO_D(BXT_PORT_PCS_DW12_LN23(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
1180 MMIO_D(BXT_PORT_PCS_DW12_GRP(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
1181 MMIO_D(BXT_PORT_TX_DW2_LN0(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
1182 MMIO_D(BXT_PORT_TX_DW2_GRP(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
1183 MMIO_D(BXT_PORT_TX_DW3_LN0(DPIO_PHY0, DPIO_CH1)); in iterate_bxt_mmio()
[all …]
/Linux-v6.6/drivers/gpu/drm/i915/display/
Dintel_dpio_phy.c172 [DPIO_CH1] = { .port = PORT_C },
259 port == phy_info->channel[DPIO_CH1].port) { in bxt_port_to_phy_channel()
261 *ch = DPIO_CH1; in bxt_port_to_phy_channel()
651 return DPIO_CH1; in vlv_dig_port_to_channel()
679 return DPIO_CH1; in vlv_pipe_to_channel()
843 !chv_phy_powergate_ch(dev_priv, DPIO_PHY0, DPIO_CH1, true); in chv_phy_pre_pll_enable()
858 if (ch == DPIO_CH1) in chv_phy_pre_pll_enable()
866 if (ch == DPIO_CH1) in chv_phy_pre_pll_enable()
991 chv_phy_powergate_ch(dev_priv, DPIO_PHY0, DPIO_CH1, false); in chv_phy_release_cl2_override()
Dintel_display_power_well.c1313 PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH1) | in assert_chv_phy_status()
1314 PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH1, 0) | in assert_chv_phy_status()
1315 PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH1, 1)); in assert_chv_phy_status()
1329 if ((phy_control & PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0, DPIO_CH1)) == 0) in assert_chv_phy_status()
1330 phy_control |= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH1); in assert_chv_phy_status()
1335 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH1))) in assert_chv_phy_status()
1344 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH1)) && in assert_chv_phy_status()
1346 phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH1); in assert_chv_phy_status()
1356 PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY0, DPIO_CH1))) in assert_chv_phy_status()
1357 phy_status |= PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH1, 0); in assert_chv_phy_status()
[all …]
Dintel_dpio_phy.h20 DPIO_CH1, enumerator
Dintel_display_power.c1768 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR, DPIO_PHY0, DPIO_CH1) | in chv_phy_control_init()
1797 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0, DPIO_CH1); in chv_phy_control_init()
1800 PHY_CH_POWER_DOWN_OVRD(mask, DPIO_PHY0, DPIO_CH1); in chv_phy_control_init()
/Linux-v6.6/drivers/gpu/drm/i915/gvt/
Dhandlers.c556 ch = DPIO_CH1; in bxt_vgpu_get_dp_bitrate()
2769 MMIO_DH(BXT_PORT_PCS_DW12_GRP(DPIO_PHY0, DPIO_CH1), D_BXT, in init_bxt_mmio_info()
2771 MMIO_DH(BXT_PORT_TX_DW3_LN0(DPIO_PHY0, DPIO_CH1), D_BXT, in init_bxt_mmio_info()