Searched refs:UVD_SUVD_CGC_CTRL__SRE_MODE_MASK (Results 1 – 17 of 17) sorted by relevance
255 #define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK … macro
785 #define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK 0x1 macro
779 #define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK 0x1 macro
712 data2 &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK | in uvd_v5_0_set_sw_clock_gating()
724 data &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v4_0_disable_clock_gating()840 data |= (UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v4_0_enable_clock_gating()
554 data &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v1_0_disable_clock_gating()626 data |= (UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v1_0_enable_clock_gating()
579 data &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v2_0_disable_clock_gating()688 data |= (UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v2_0_enable_clock_gating()
649 data &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v2_5_disable_clock_gating()759 data |= (UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v2_5_enable_clock_gating()
801 data &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v3_0_disable_clock_gating()917 data |= (UVD_SUVD_CGC_CTRL__SRE_MODE_MASK in vcn_v3_0_enable_clock_gating()
1370 data2 &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK | in uvd_v6_0_set_sw_clock_gating()
1652 data2 &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK |
547 #define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK … macro
2180 #define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK … macro
3306 #define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK … macro
3851 #define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK … macro
2937 #define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK … macro
2865 #define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK … macro