Home
last modified time | relevance | path

Searched refs:TB_CFG_PORT (Results 1 – 12 of 12) sorted by relevance

/Linux-v6.1/drivers/thunderbolt/
Dusb4.c181 if (tb_port_read(port, &val, TB_CFG_PORT, in usb4_switch_check_wakes()
203 if (tb_port_read(port, &val, TB_CFG_PORT, in link_is_usb4()
353 ret = tb_port_read(up, &val, TB_CFG_PORT, up->cap_usb4 + PORT_CS_18, 1); in usb4_switch_lane_bonding_possible()
387 ret = tb_port_read(port, &val, TB_CFG_PORT, in usb4_switch_set_wake()
407 ret = tb_port_write(port, &val, TB_CFG_PORT, in usb4_switch_set_wake()
1041 ret = tb_port_read(port, &val, TB_CFG_PORT, ADP_CS_4, 1); in usb4_port_unlock()
1046 return tb_port_write(port, &val, TB_CFG_PORT, ADP_CS_4, 1); in usb4_port_unlock()
1061 ret = tb_port_read(port, &val, TB_CFG_PORT, ADP_CS_5, 1); in usb4_port_hotplug_enable()
1066 return tb_port_write(port, &val, TB_CFG_PORT, ADP_CS_5, 1); in usb4_port_hotplug_enable()
1077 ret = tb_port_read(port, &val, TB_CFG_PORT, in usb4_port_set_configured()
[all …]
Dcap.c58 tb_port_read(port, &dummy, TB_CFG_PORT, 0, 1); in tb_port_dummy_read()
80 ret = tb_port_read(port, &header, TB_CFG_PORT, offset, 1); in tb_port_next_cap()
99 ret = tb_port_read(port, &header, TB_CFG_PORT, offset, 1); in __tb_port_find_cap()
Dswitch.c479 res = tb_port_read(port, &phy, TB_CFG_PORT, port->cap_phy, 2); in tb_port_state()
588 TB_CFG_PORT, ADP_CS_4, 1); in tb_port_add_nfc_credits()
631 ret = tb_port_read(port, &phy, TB_CFG_PORT, in __tb_port_enable()
642 ret = tb_port_write(port, &phy, TB_CFG_PORT, in __tb_port_enable()
692 res = tb_port_read(port, &port->config, TB_CFG_PORT, 0, 8); in tb_init_port()
894 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_get_link_speed()
919 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_get_link_width()
936 ret = tb_port_read(port, &phy, TB_CFG_PORT, in tb_port_is_width_supported()
965 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_set_link_width()
984 return tb_port_write(port, &val, TB_CFG_PORT, in tb_port_set_link_width()
[all …]
Dtunnel.c352 ret = tb_port_read(out, &val, TB_CFG_PORT, in tb_dp_cm_handshake()
359 ret = tb_port_write(out, &val, TB_CFG_PORT, in tb_dp_cm_handshake()
365 ret = tb_port_read(out, &val, TB_CFG_PORT, in tb_dp_cm_handshake()
527 ret = tb_port_read(in, &in_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
532 ret = tb_port_read(out, &out_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
538 ret = tb_port_write(out, &in_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
596 return tb_port_write(in, &out_dp_cap, TB_CFG_PORT, in tb_dp_xchg_caps()
653 ret = tb_port_read(in, &val, TB_CFG_PORT, in tb_dp_consumed_bandwidth()
673 ret = tb_port_read(in, &val, TB_CFG_PORT, in tb_dp_consumed_bandwidth()
Dtmu.c139 ret = tb_port_read(port, &data, TB_CFG_PORT, port->cap_tmu + offset, 1); in tb_port_tmu_write()
146 return tb_port_write(port, &data, TB_CFG_PORT, in tb_port_tmu_write()
177 ret = tb_port_read(port, &val, TB_CFG_PORT, in tb_port_tmu_is_unidirectional()
Ddma_port.c96 .space = TB_CFG_PORT, in dma_port_read()
137 .space = TB_CFG_PORT, in dma_port_write()
Ddebugfs.c150 ret = tb_port_write(port, &val, TB_CFG_PORT, offset, 1); in regs_write()
1087 ret = tb_port_read(port, &data, TB_CFG_PORT, cap + offset + i, 1); in cap_show_by_dw()
1111 ret = tb_port_read(port, data, TB_CFG_PORT, cap + offset, in cap_show()
1139 ret = tb_port_read(port, &header, TB_CFG_PORT, cap, 1); in port_cap_show()
1175 ret = tb_port_read(port, (u32 *)&header + 1, TB_CFG_PORT, in port_cap_show()
1219 ret = tb_port_read(port, data, TB_CFG_PORT, 0, ARRAY_SIZE(data)); in port_basic_regs_show()
Dicm.c1866 ret = pcie2cio_read(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, &val0); in icm_reset_phy_port()
1869 ret = pcie2cio_read(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, &val1); in icm_reset_phy_port()
1883 ret = pcie2cio_write(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, val0); in icm_reset_phy_port()
1888 ret = pcie2cio_write(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, val1); in icm_reset_phy_port()
1895 ret = pcie2cio_read(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, &val0); in icm_reset_phy_port()
1898 ret = pcie2cio_read(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, &val1); in icm_reset_phy_port()
1903 ret = pcie2cio_write(icm, TB_CFG_PORT, port0, PHY_PORT_CS1, val0); in icm_reset_phy_port()
1908 return pcie2cio_write(icm, TB_CFG_PORT, port1, PHY_PORT_CS1, val1); in icm_reset_phy_port()
Dtb_msgs.h17 TB_CFG_PORT = 1, enumerator
Deeprom.c381 res = tb_port_read(port, &type, TB_CFG_PORT, 2, 1); in tb_drom_parse_entry_port()
Dctl.c994 if (space == TB_CFG_PORT && in tb_cfg_get_error()
Dxdomain.c550 ret = tb_port_read(port, val, TB_CFG_PORT, in tb_xdp_link_state_status_response()
1270 ret = tb_port_read(port, &val, TB_CFG_PORT, port->cap_phy + LANE_ADP_CS_1, 1); in tb_xdomain_link_state_change()