Home
last modified time | relevance | path

Searched refs:LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT (Results 1 – 12 of 12) sorted by relevance

/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h7619 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT 0x00000012 macro
Ddce_8_0_sh_mask.h3194 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT 0x12 macro
Ddce_11_0_sh_mask.h3186 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT 0x12 macro
Ddce_10_0_sh_mask.h3116 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT 0x12 macro
Ddce_11_2_sh_mask.h3434 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT 0x12 macro
Ddce_12_0_sh_mask.h9253 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT … macro
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h21250 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT … macro
Ddcn_2_1_0_sh_mask.h43238 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT … macro
Ddcn_1_0_sh_mask.h40004 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT … macro
Ddcn_3_0_2_sh_mask.h42520 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT … macro
Ddcn_3_0_0_sh_mask.h49115 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT … macro
Ddcn_2_0_0_sh_mask.h48747 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL__SHIFT … macro