Home
last modified time | relevance | path

Searched refs:reg_cfg (Results 1 – 21 of 21) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/msm/dsi/
Ddsi_cfg.c14 .reg_cfg = {
34 .reg_cfg = {
55 .reg_cfg = {
71 .reg_cfg = {
99 .reg_cfg = {
119 .reg_cfg = {
138 .reg_cfg = {
Ddsi_cfg.h29 struct dsi_reg_config reg_cfg; member
Ddsi_host.c263 const struct dsi_reg_entry *regs = msm_host->cfg_hnd->cfg->reg_cfg.regs; in dsi_host_regulator_disable()
264 int num = msm_host->cfg_hnd->cfg->reg_cfg.num; in dsi_host_regulator_disable()
279 const struct dsi_reg_entry *regs = msm_host->cfg_hnd->cfg->reg_cfg.regs; in dsi_host_regulator_enable()
280 int num = msm_host->cfg_hnd->cfg->reg_cfg.num; in dsi_host_regulator_enable()
313 const struct dsi_reg_entry *regs = msm_host->cfg_hnd->cfg->reg_cfg.regs; in dsi_regulator_init()
314 int num = msm_host->cfg_hnd->cfg->reg_cfg.num; in dsi_regulator_init()
/Linux-v5.4/drivers/dma/
Dste_dma40_ll.c136 u32 reg_cfg, in d40_phy_fill_lli() argument
171 lli->reg_cfg = reg_cfg; in d40_phy_fill_lli()
181 lli->reg_cfg |= BIT(D40_SREG_CFG_TIM_POS); in d40_phy_fill_lli()
183 lli->reg_cfg &= ~BIT(D40_SREG_CFG_TIM_POS); in d40_phy_fill_lli()
213 dma_addr_t lli_phys, dma_addr_t first_phys, u32 reg_cfg, in d40_phy_buf_to_lli() argument
249 reg_cfg, info, flags); in d40_phy_buf_to_lli()
270 u32 reg_cfg, in d40_phy_sg_to_lli() argument
298 reg_cfg, info, otherinfo, flags); in d40_phy_sg_to_lli()
363 u32 reg_cfg, in d40_log_fill_lli() argument
369 lli->lcsp13 = reg_cfg; in d40_log_fill_lli()
Dste_dma40_ll.h345 u32 reg_cfg; member
446 u32 reg_cfg,
Dste_dma40.c812 writel(lli_src->reg_cfg, base + D40_CHAN_REG_SSCFG); in d40_phy_lli_load()
817 writel(lli_dst->reg_cfg, base + D40_CHAN_REG_SDCFG); in d40_phy_lli_load()
/Linux-v5.4/drivers/ata/
Dpata_octeon_cf.c90 union cvmx_mio_boot_reg_cfgx reg_cfg; in octeon_cf_set_boot_reg_cfg() local
108 reg_cfg.u64 = cvmx_read_csr(CVMX_MIO_BOOT_REG_CFGX(cs)); in octeon_cf_set_boot_reg_cfg()
109 reg_cfg.s.dmack = 0; /* Don't assert DMACK on access */ in octeon_cf_set_boot_reg_cfg()
110 reg_cfg.s.tim_mult = tim_mult; /* Timing mutiplier */ in octeon_cf_set_boot_reg_cfg()
111 reg_cfg.s.rd_dly = 0; /* Sample on falling edge of BOOT_OE */ in octeon_cf_set_boot_reg_cfg()
112 reg_cfg.s.sam = 0; /* Don't combine write and output enable */ in octeon_cf_set_boot_reg_cfg()
113 reg_cfg.s.we_ext = 0; /* No write enable extension */ in octeon_cf_set_boot_reg_cfg()
114 reg_cfg.s.oe_ext = 0; /* No read enable extension */ in octeon_cf_set_boot_reg_cfg()
115 reg_cfg.s.en = 1; /* Enable this region */ in octeon_cf_set_boot_reg_cfg()
116 reg_cfg.s.orbit = 0; /* Don't combine with previous region */ in octeon_cf_set_boot_reg_cfg()
[all …]
/Linux-v5.4/drivers/gpu/drm/msm/dsi/phy/
Ddsi_phy_28nm.c130 .reg_cfg = {
148 .reg_cfg = {
Ddsi_phy_10nm.c215 .reg_cfg = {
233 .reg_cfg = {
Ddsi_phy.c389 const struct dsi_reg_entry *regs = phy->cfg->reg_cfg.regs; in dsi_phy_regulator_init()
391 int num = phy->cfg->reg_cfg.num; in dsi_phy_regulator_init()
414 const struct dsi_reg_entry *regs = phy->cfg->reg_cfg.regs; in dsi_phy_regulator_disable()
415 int num = phy->cfg->reg_cfg.num; in dsi_phy_regulator_disable()
429 const struct dsi_reg_entry *regs = phy->cfg->reg_cfg.regs; in dsi_phy_regulator_enable()
431 int num = phy->cfg->reg_cfg.num; in dsi_phy_regulator_enable()
Ddsi_phy.h28 struct dsi_reg_config reg_cfg; member
Ddsi_phy_20nm.c130 .reg_cfg = {
Ddsi_phy_14nm.c150 .reg_cfg = {
Ddsi_phy_28nm_8960.c179 .reg_cfg = {
/Linux-v5.4/arch/arm/mach-omap1/include/mach/
Dmux.h432 extern int omap_cfg_reg(unsigned long reg_cfg);
436 static inline int omap_cfg_reg(unsigned long reg_cfg) { return 0; } in omap_cfg_reg() argument
/Linux-v5.4/drivers/clk/sprd/
Dpll.h13 struct reg_cfg { struct
Dpll.c150 struct reg_cfg *cfg; in _sprd_pll_set_rate()
/Linux-v5.4/arch/arm/mach-davinci/include/mach/
Dmux.h979 extern int davinci_cfg_reg(unsigned long reg_cfg);
983 static inline int davinci_cfg_reg(unsigned long reg_cfg) { return 0; } in davinci_cfg_reg() argument
/Linux-v5.4/drivers/net/wireless/marvell/mwifiex/
Dsta_cmdresp.c1108 struct host_cmd_ds_chan_region_cfg *reg = &resp->params.reg_cfg; in mwifiex_ret_chan_region_cfg()
Dfw.h2375 struct host_cmd_ds_chan_region_cfg reg_cfg; member
Dsta_cmd.c1620 struct host_cmd_ds_chan_region_cfg *reg = &cmd->params.reg_cfg; in mwifiex_cmd_chan_region_cfg()