Home
last modified time | relevance | path

Searched refs:mmINTERRUPT_CNTL (Results 1 – 17 of 17) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dnbio_v2_3.c172 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v2_3_ih_control()
184 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v2_3_ih_control()
Dnbio_v6_1.c135 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v6_1_ih_control()
142 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v6_1_ih_control()
Dnbio_v7_0.c238 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v7_0_ih_control()
245 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v7_0_ih_control()
Dcik_ih.c117 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in cik_ih_irq_init()
124 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in cik_ih_irq_init()
Dnbio_v7_4.c239 interrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL); in nbio_v7_4_ih_control()
246 WREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl); in nbio_v7_4_ih_control()
Dcz_ih.c117 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in cz_ih_irq_init()
124 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in cz_ih_irq_init()
Diceland_ih.c117 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in iceland_ih_irq_init()
124 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in iceland_ih_irq_init()
Dtonga_ih.c113 interrupt_cntl = RREG32(mmINTERRUPT_CNTL); in tonga_ih_irq_init()
120 WREG32(mmINTERRUPT_CNTL, interrupt_cntl); in tonga_ih_irq_init()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/bif/
Dbif_3_0_d.h633 #define mmINTERRUPT_CNTL 0x151A macro
Dbif_4_1_d.h44 #define mmINTERRUPT_CNTL 0x151a macro
Dbif_5_0_d.h52 #define mmINTERRUPT_CNTL 0x151a macro
Dbif_5_1_d.h45 #define mmINTERRUPT_CNTL 0x151a macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/nbif/
Dnbif_6_1_offset.h811 #define mmINTERRUPT_CNTL … macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_6_1_offset.h2460 #define mmINTERRUPT_CNTL … macro
Dnbio_7_4_offset.h2782 #define mmINTERRUPT_CNTL … macro
Dnbio_7_0_offset.h4342 #define mmINTERRUPT_CNTL … macro
Dnbio_2_3_offset.h454 #define mmINTERRUPT_CNTL … macro