Home
last modified time | relevance | path

Searched refs:mmHDMI_ACR_44_0 (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c1413 tmp = RREG32(mmHDMI_ACR_44_0 + dig->afmt->offset); in dce_v6_0_audio_set_acr()
1415 WREG32(mmHDMI_ACR_44_0 + dig->afmt->offset, tmp); in dce_v6_0_audio_set_acr()
Ddce_v10_0.c1481 tmp = RREG32(mmHDMI_ACR_44_0 + dig->afmt->offset); in dce_v10_0_afmt_update_ACR()
1483 WREG32(mmHDMI_ACR_44_0 + dig->afmt->offset, tmp); in dce_v10_0_afmt_update_ACR()
Ddce_v11_0.c1523 tmp = RREG32(mmHDMI_ACR_44_0 + dig->afmt->offset); in dce_v11_0_afmt_update_ACR()
1525 WREG32(mmHDMI_ACR_44_0 + dig->afmt->offset, tmp); in dce_v11_0_afmt_update_ACR()
Ddce_v8_0.c1440 WREG32(mmHDMI_ACR_44_0 + offset, (acr.cts_44_1khz << HDMI_ACR_44_0__HDMI_ACR_CTS_44__SHIFT)); in dce_v8_0_afmt_update_ACR()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h3852 #define mmHDMI_ACR_44_0 0x1C39 macro
Ddce_8_0_d.h3199 #define mmHDMI_ACR_44_0 0x1c39 macro
Ddce_11_0_d.h3847 #define mmHDMI_ACR_44_0 0x4a30 macro
Ddce_10_0_d.h3978 #define mmHDMI_ACR_44_0 0x4a30 macro
Ddce_11_2_d.h5078 #define mmHDMI_ACR_44_0 0x4a30 macro