Home
last modified time | relevance | path

Searched refs:mmCP_RB_WPTR_POLL_CNTL (Results 1 – 15 of 15) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Dmxgpu_vi.c80 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
211 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
Dsi.c530 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
629 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
727 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
807 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
887 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
Dgfx_v9_0.c2792 data = RREG32(SOC15_REG_OFFSET(GC, 0, mmCP_RB_WPTR_POLL_CNTL)); in gfx_v9_0_init_gfx_power_gating()
2795 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_RB_WPTR_POLL_CNTL), data); in gfx_v9_0_init_gfx_power_gating()
4722 def = RREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL); in gfx_v9_0_update_3d_clock_gating()
4726 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL, data); in gfx_v9_0_update_3d_clock_gating()
4776 def = RREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL); in gfx_v9_0_update_coarse_grain_clock_gating()
4780 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL, data); in gfx_v9_0_update_coarse_grain_clock_gating()
Dgfx_v10_0.c4129 def = RREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL); in gfx_v10_0_update_3d_clock_gating()
4133 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL, data); in gfx_v10_0_update_3d_clock_gating()
4174 def = RREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL); in gfx_v10_0_update_coarse_grain_clock_gating()
4178 WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL, data); in gfx_v10_0_update_coarse_grain_clock_gating()
Dgfx_v8_0.c302 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
465 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
566 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
672 mmCP_RB_WPTR_POLL_CNTL, 0xffffffff, 0x00900100,
Dgfx_v7_0.c3909 data = RREG32(mmCP_RB_WPTR_POLL_CNTL); in gfx_v7_0_init_gfx_cgpg()
3912 WREG32(mmCP_RB_WPTR_POLL_CNTL, data); in gfx_v7_0_init_gfx_cgpg()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h524 #define mmCP_RB_WPTR_POLL_CNTL 0x21C2 macro
Dgfx_7_0_d.h513 #define mmCP_RB_WPTR_POLL_CNTL 0x21c2 macro
Dgfx_7_2_d.h526 #define mmCP_RB_WPTR_POLL_CNTL 0x21c2 macro
Dgfx_8_1_d.h579 #define mmCP_RB_WPTR_POLL_CNTL 0x21c2 macro
Dgfx_8_0_d.h579 #define mmCP_RB_WPTR_POLL_CNTL 0x21c2 macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h212 #define mmCP_RB_WPTR_POLL_CNTL … macro
Dgc_9_1_offset.h212 #define mmCP_RB_WPTR_POLL_CNTL … macro
Dgc_9_2_1_offset.h206 #define mmCP_RB_WPTR_POLL_CNTL … macro
Dgc_10_1_0_offset.h2216 #define mmCP_RB_WPTR_POLL_CNTL … macro