Home
last modified time | relevance | path

Searched refs:mmCP_HQD_PQ_DOORBELL_CONTROL (Results 1 – 16 of 16) sorted by relevance

/Linux-v5.4/drivers/gpu/drm/amd/amdgpu/
Damdgpu_amdkfd_gfx_v7.c354 WREG32(mmCP_HQD_PQ_DOORBELL_CONTROL, data); in kgd_hqd_load()
556 WREG32(mmCP_HQD_PQ_DOORBELL_CONTROL, 0); in kgd_hqd_destroy()
Damdgpu_amdkfd_gfx_v8.c339 WREG32(mmCP_HQD_PQ_DOORBELL_CONTROL, data); in kgd_hqd_load()
Damdgpu_amdkfd_gfx_v9.c300 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL), data); in kgd_gfx_v9_hqd_load()
Damdgpu_amdkfd_gfx_v10.c399 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL), data); in kgd_hqd_load()
Dgfx_v9_0.c3450 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v9_0_mqd_init()
3518 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v9_0_mqd_init()
3573 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_0_kiq_init_register()
3634 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_0_kiq_init_register()
3689 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, 0x40000000); in gfx_v9_0_kiq_fini_register()
3690 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, 0); in gfx_v9_0_kiq_fini_register()
Dgfx_v10_0.c3246 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v10_0_compute_mqd_init()
3314 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v10_0_compute_mqd_init()
3370 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, in gfx_v10_0_kiq_init_register()
3431 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, in gfx_v10_0_kiq_init_register()
Dgfx_v7_0.c2947 RREG32(mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v7_0_mqd_init()
3002 RREG32(mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v7_0_mqd_init()
Dgfx_v8_0.c4487 tmp = REG_SET_FIELD(RREG32(mmCP_HQD_PQ_DOORBELL_CONTROL), in gfx_v8_0_mqd_init()
4537 tmp = RREG32(mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v8_0_mqd_init()
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_0_d.h582 #define mmCP_HQD_PQ_DOORBELL_CONTROL 0x3254 macro
Dgfx_7_2_d.h595 #define mmCP_HQD_PQ_DOORBELL_CONTROL 0x3254 macro
Dgfx_8_1_d.h645 #define mmCP_HQD_PQ_DOORBELL_CONTROL 0x3254 macro
Dgfx_8_0_d.h645 #define mmCP_HQD_PQ_DOORBELL_CONTROL 0x3254 macro
/Linux-v5.4/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2822 #define mmCP_HQD_PQ_DOORBELL_CONTROL … macro
Dgc_9_1_offset.h3072 #define mmCP_HQD_PQ_DOORBELL_CONTROL … macro
Dgc_9_2_1_offset.h3028 #define mmCP_HQD_PQ_DOORBELL_CONTROL … macro
Dgc_10_1_0_offset.h5310 #define mmCP_HQD_PQ_DOORBELL_CONTROL … macro