Home
last modified time | relevance | path

Searched refs:_flags (Results 1 – 25 of 111) sorted by relevance

12345

/Linux-v5.4/drivers/clk/sunxi-ng/
Dccu_div.h43 #define _SUNXI_CCU_DIV_TABLE_FLAGS(_shift, _width, _table, _flags) \ argument
47 .flags = _flags, \
54 #define _SUNXI_CCU_DIV_OFFSET_MAX_FLAGS(_shift, _width, _off, _max, _flags) \ argument
58 .flags = _flags, \
63 #define _SUNXI_CCU_DIV_MAX_FLAGS(_shift, _width, _max, _flags) \ argument
64 _SUNXI_CCU_DIV_OFFSET_MAX_FLAGS(_shift, _width, 1, _max, _flags)
66 #define _SUNXI_CCU_DIV_FLAGS(_shift, _width, _flags) \ argument
67 _SUNXI_CCU_DIV_MAX_FLAGS(_shift, _width, 0, _flags)
89 _table, _gate, _flags) \ argument
99 _flags), \
[all …]
Dccu_gate.h19 #define SUNXI_CCU_GATE(_struct, _name, _parent, _reg, _gate, _flags) \ argument
27 _flags), \
31 #define SUNXI_CCU_GATE_HW(_struct, _name, _parent, _reg, _gate, _flags) \ argument
39 _flags), \
43 #define SUNXI_CCU_GATE_FW(_struct, _name, _parent, _reg, _gate, _flags) \ argument
51 _flags), \
59 #define SUNXI_CCU_GATE_HWS(_struct, _name, _parent, _reg, _gate, _flags) \ argument
67 _flags), \
71 #define SUNXI_CCU_GATE_DATA(_struct, _name, _data, _reg, _gate, _flags) \ argument
80 _flags), \
Dccu_mp.h38 _gate, _postdiv, _flags) \ argument
51 _flags), \
59 _gate, _flags) \ argument
70 _flags), \
78 _flags) \ argument
83 0, _flags)
104 _flags) \ argument
117 _flags), \
Dccu_nm.h43 _gate, _lock, _flags) \ argument
57 _flags), \
66 _gate, _lock, _flags) \ argument
81 _flags), \
91 _gate, _lock, _flags) \ argument
107 _flags), \
119 _gate, _lock, _flags) \ argument
136 _flags), \
143 _gate, _lock, _flags) \ argument
154 _flags), \
Dccu_mux.h52 _flags) \ argument
61 _flags), \
66 _shift, _width, _gate, _flags) \ argument
69 _flags)
72 _flags) \ argument
74 _reg, _shift, _width, 0, _flags)
Dccu_nkm.h39 _gate, _lock, _flags) \ argument
52 _flags), \
60 _gate, _lock, _flags) \ argument
72 _flags), \
Dccu_phase.h20 #define SUNXI_CCU_PHASE(_struct, _name, _parent, _reg, _shift, _width, _flags) \ argument
29 _flags), \
Dccu_nk.h37 _flags) \ argument
50 _flags), \
/Linux-v5.4/drivers/clk/actions/
Dowl-composite.h38 _mux, _gate, _div, _flags) \ argument
48 _flags), \
53 _gate, _div, _flags) \ argument
62 _flags), \
67 _mux, _gate, _factor, _flags) \ argument
77 _flags), \
82 _gate, _mul, _div, _flags) \ argument
93 _flags), \
98 _mux, _gate, _flags) \ argument
107 _flags), \
Dowl-pll.h56 _shift, _width, _min_mul, _max_mul, _table, _flags) \ argument
66 _flags), \
71 _shift, _width, _min_mul, _max_mul, _table, _flags) \ argument
80 _flags), \
86 _flags) \ argument
95 _flags), \
Dowl-gate.h35 _bit_idx, _gate_flags, _flags) \ argument
43 _flags), \
48 _bit_idx, _gate_flags, _flags) \ argument
55 _flags), \
Dowl-fixed-factor.h16 #define OWL_FIX_FACT(_struct, _name, _parent, _mul, _div, _flags) \ argument
23 _flags), \
/Linux-v5.4/include/linux/
Dtimer.h75 #define __TIMER_INITIALIZER(_function, _flags) { \ argument
78 .flags = (_flags), \
111 #define __init_timer(_timer, _fn, _flags) \ argument
114 init_timer_key((_timer), (_fn), (_flags), #_timer, &__key);\
117 #define __init_timer_on_stack(_timer, _fn, _flags) \ argument
120 init_timer_on_stack_key((_timer), (_fn), (_flags), \
124 #define __init_timer(_timer, _fn, _flags) \ argument
125 init_timer_key((_timer), (_fn), (_flags), NULL, NULL)
126 #define __init_timer_on_stack(_timer, _fn, _flags) \ argument
127 init_timer_on_stack_key((_timer), (_fn), (_flags), NULL, NULL)
Dclk-provider.h901 #define CLK_HW_INIT(_name, _parent, _ops, _flags) \ argument
903 .flags = _flags, \
910 #define CLK_HW_INIT_HW(_name, _parent, _ops, _flags) \ argument
912 .flags = _flags, \
924 #define CLK_HW_INIT_HWS(_name, _parent, _ops, _flags) \ argument
926 .flags = _flags, \
933 #define CLK_HW_INIT_FW_NAME(_name, _parent, _ops, _flags) \ argument
935 .flags = _flags, \
944 #define CLK_HW_INIT_PARENTS(_name, _parents, _ops, _flags) \ argument
946 .flags = _flags, \
[all …]
Dsh_clk.h117 #define SH_CLK_MSTP(_parent, _enable_reg, _enable_bit, _status_reg, _flags) \ argument
123 .flags = _flags, \
151 #define SH_CLK_DIV4(_parent, _reg, _shift, _div_bitmap, _flags) \ argument
158 .flags = _flags, \
175 #define SH_CLK_DIV6_EXT(_reg, _flags, _parents, \ argument
180 .flags = _flags | CLK_MASK_DIV_ON_DISABLE, \
188 #define SH_CLK_DIV6(_parent, _reg, _flags) \ argument
194 .flags = _flags | CLK_MASK_DIV_ON_DISABLE, \
Dirqflags.h161 unsigned long _flags; \
162 raw_local_save_flags(_flags); \
163 raw_irqs_disabled_flags(_flags); \
/Linux-v5.4/drivers/clk/sprd/
Dgate.h22 _enable_mask, _flags, _gate_flags, _ops) \ argument
33 _flags), \
38 _enable_mask, _flags, _gate_flags) \ argument
40 _enable_mask, _flags, _gate_flags, \
44 _enable_mask, _flags, _gate_flags) \ argument
46 _enable_mask, _flags, _gate_flags, \
Dcomposite.h22 _mshift, _mwidth, _dshift, _dwidth, _flags) \ argument
32 _flags), \
37 _mwidth, _dshift, _dwidth, _flags) \ argument
40 _dshift, _dwidth, _flags)
Dmux.h41 _flags) \ argument
50 _flags), \
55 _shift, _width, _flags) \ argument
57 _reg, _shift, _width, _flags)
/Linux-v5.4/include/linux/gpio/
Dmachine.h66 #define GPIO_LOOKUP(_chip_label, _chip_hwnum, _con_id, _flags) \ argument
67 GPIO_LOOKUP_IDX(_chip_label, _chip_hwnum, _con_id, 0, _flags)
74 #define GPIO_LOOKUP_IDX(_chip_label, _chip_hwnum, _con_id, _idx, _flags) \ argument
80 .flags = _flags, \
/Linux-v5.4/drivers/clk/mediatek/
Dclk-mux.h47 _gate, _upd_ofs, _upd, _flags, _ops) { \ argument
60 .flags = _flags, \
66 _gate, _upd_ofs, _upd, _flags) \ argument
69 _gate, _upd_ofs, _upd, _flags, \
Dclk-mtk.h82 _width, _gate, _flags, _muxflags) { \ argument
93 .flags = _flags, \
102 _gate, _flags) \ argument
104 _shift, _width, _gate, _flags, 0)
118 #define MUX_FLAGS(_id, _name, _parents, _reg, _shift, _width, _flags) { \ argument
128 .flags = _flags, \
Dclk-mt6797.c435 #define GATE_ICG1_FLAGS(_id, _name, _parent, _shift, _flags) { \ argument
442 .flags = _flags, \
448 #define GATE_ICG2_FLAGS(_id, _name, _parent, _shift, _flags) { \ argument
455 .flags = _flags, \
614 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
622 .flags = _flags, \
634 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
637 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
/Linux-v5.4/drivers/net/wireless/ath/ath5k/
Dath5k.h112 #define AR5K_REG_SM(_val, _flags) \ argument
113 (((_val) << _flags##_S) & (_flags))
116 #define AR5K_REG_MS(_val, _flags) \ argument
117 (((_val) & (_flags)) >> _flags##_S)
124 #define AR5K_REG_WRITE_BITS(ah, _reg, _flags, _val) \ argument
125 ath5k_hw_reg_write(ah, (ath5k_hw_reg_read(ah, _reg) & ~(_flags)) | \
126 (((_val) << _flags##_S) & (_flags)), _reg)
128 #define AR5K_REG_MASKED_BITS(ah, _reg, _flags, _mask) \ argument
130 (_mask)) | (_flags), _reg)
132 #define AR5K_REG_ENABLE_BITS(ah, _reg, _flags) \ argument
[all …]
/Linux-v5.4/drivers/staging/wilc1000/
Dwilc_wfi_netdevice.h84 #define CHAN2G(_channel, _freq, _flags) { \ argument
88 .flags = (_flags), \
110 #define RATETAB_ENT(_rate, _hw_value, _flags) { \ argument
113 .flags = (_flags), \

12345