Home
last modified time | relevance | path

Searched refs:UFWP (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/drivers/staging/rtl8192e/rtl8192e/
Drtl_dm.c432 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_dm_check_rate_adaptive()
1193 rtl92e_writeb(dev, UFWP, 1); in rtl92e_dm_restore_state()
1209 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in _rtl92e_dm_bb_initialgain_restore()
1232 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in _rtl92e_dm_bb_initialgain_restore()
1247 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in rtl92e_dm_backup_state()
1342 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in _rtl92e_dm_ctrl_initgain_byrssi_driver()
1375 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1394 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1445 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
Dr8192E_hw.h382 UFWP = 0x318, enumerator
Dr8192E_phy.c1300 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in rtl92e_init_gain()
1349 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in rtl92e_init_gain()
1384 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in rtl92e_init_gain()
Dr8192E_dev.c674 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_hwconfig()
2165 rtl92e_writeb(dev, UFWP, 1); in rtl92e_update_ratr_table()
Drtl_core.c1339 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_if_silent_reset()
/Linux-v5.4/drivers/staging/rtl8192u/
Dr8192U_hw.h185 UFWP = 0x318, enumerator
Dr8192U_dm.c403 write_nic_byte(dev, UFWP, 1); in dm_check_rate_adaptive()
1517 write_nic_byte(dev, UFWP, 1); in dm_restore_dynamic_mechanism_state()
1538 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_bb_initialgain_restore()
1553 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); /* Only clear byte 1 and rewrite. */ in dm_bb_initialgain_restore()
1566 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_bb_initialgain_backup()
1674 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_ctrl_initgain_byrssi_by_driverrssi()
1712 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); /* Only clear byte 1 and rewrite.*/ in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1747 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1838 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); /* Only clear byte 1 and rewrite. */ in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
Dr819xU_phy.c1661 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); in InitialGainOperateWorkItemCallBack()
1700 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); in InitialGainOperateWorkItemCallBack()
1729 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); in InitialGainOperateWorkItemCallBack()
Dr8192U_core.c1974 write_nic_byte(dev, UFWP, 1); in rtl8192_update_ratr_table()
2653 write_nic_byte(dev, UFWP, 1); in rtl8192_hwconfig()
3233 write_nic_byte(dev, UFWP, 1); in rtl819x_ifsilentreset()