Searched refs:SSCR0_RIM (Results 1 – 2 of 2) sorted by relevance
59 #define SSCR0_RIM (1 << 22) /* Receive FIFO overrrun interrupt mask */ macro
45 | SSCR0_RIM /* RIM = 1; No ROR interrupts */
