Searched refs:IMX7ULP_CLK_SPLL_BUS_CLK (Results 1 – 4 of 4) sorted by relevance
56 #define IMX7ULP_CLK_SPLL_BUS_CLK 43 macro
282 <&scg1 IMX7ULP_CLK_SPLL_BUS_CLK>;315 <&scg1 IMX7ULP_CLK_SPLL_BUS_CLK>;
88 <&scg1 IMX7ULP_CLK_SPLL_BUS_CLK>;
115 …clks[IMX7ULP_CLK_SPLL_BUS_CLK] = imx_clk_divider_gate("spll_bus_clk", "spll_sel", CLK_SET_RATE_GAT… in imx7ulp_clk_scg1_init()