Searched refs:CLK_PERI_UART0_SEL (Results 1 – 10 of 10) sorted by relevance
/Linux-v5.4/include/dt-bindings/clock/ |
D | mt8135-clk.h | 180 #define CLK_PERI_UART0_SEL 42 macro
|
D | mt8173-clk.h | 230 #define CLK_PERI_UART0_SEL 36 macro
|
D | mt2701-clk.h | 268 #define CLK_PERI_UART0_SEL 45 macro
|
/Linux-v5.4/arch/arm/boot/dts/ |
D | mt8135.dtsi | 227 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
|
D | mt2701.dtsi | 260 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
|
D | mt7623.dtsi | 403 clocks = <&pericfg CLK_PERI_UART0_SEL>,
|
/Linux-v5.4/drivers/clk/mediatek/ |
D | clk-mt8135.c | 510 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents, 0x40c, 0, 1),
|
D | clk-mt2701.c | 876 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents,
|
D | clk-mt8173.c | 725 MUX(CLK_PERI_UART0_SEL, "uart0_ck_sel", uart_ck_sel_parents, 0x40c, 0, 1),
|
/Linux-v5.4/arch/arm64/boot/dts/mediatek/ |
D | mt8173.dtsi | 596 clocks = <&pericfg CLK_PERI_UART0_SEL>, <&pericfg CLK_PERI_UART0>;
|