Searched refs:pll_state (Results 1 – 6 of 6) sorted by relevance
| /Linux-v5.15/drivers/gpu/drm/i915/display/ |
| D | intel_snps_phy.c | 692 const struct intel_mpllb_state *pll_state = &crtc_state->mpllb_state; in intel_mpllb_enable() local 701 intel_de_write(dev_priv, SNPS_PHY_MPLLB_CP(phy), pll_state->mpllb_cp); in intel_mpllb_enable() 702 intel_de_write(dev_priv, SNPS_PHY_MPLLB_DIV(phy), pll_state->mpllb_div); in intel_mpllb_enable() 703 intel_de_write(dev_priv, SNPS_PHY_MPLLB_DIV2(phy), pll_state->mpllb_div2); in intel_mpllb_enable() 704 intel_de_write(dev_priv, SNPS_PHY_MPLLB_SSCEN(phy), pll_state->mpllb_sscen); in intel_mpllb_enable() 705 intel_de_write(dev_priv, SNPS_PHY_MPLLB_SSCSTEP(phy), pll_state->mpllb_sscstep); in intel_mpllb_enable() 706 intel_de_write(dev_priv, SNPS_PHY_MPLLB_FRACN1(phy), pll_state->mpllb_fracn1); in intel_mpllb_enable() 707 intel_de_write(dev_priv, SNPS_PHY_MPLLB_FRACN2(phy), pll_state->mpllb_fracn2); in intel_mpllb_enable() 728 pll_state->mpllb_div | SNPS_PHY_MPLLB_FORCE_EN); in intel_mpllb_enable() 789 const struct intel_mpllb_state *pll_state) in intel_mpllb_calc_port_clock() argument [all …]
|
| D | intel_dpll_mgr.c | 310 const struct intel_dpll_hw_state *pll_state, in intel_find_shared_dpll() argument 332 if (memcmp(pll_state, in intel_find_shared_dpll() 334 sizeof(*pll_state)) == 0) { in intel_find_shared_dpll() 360 const struct intel_dpll_hw_state *pll_state) in intel_reference_shared_dpll() argument 369 shared_dpll[id].hw_state = *pll_state; in intel_reference_shared_dpll() 922 const struct intel_dpll_hw_state *pll_state) in hsw_ddi_wrpll_get_freq() argument 926 u32 wrpll = pll_state->wrpll; in hsw_ddi_wrpll_get_freq() 994 const struct intel_dpll_hw_state *pll_state) in hsw_ddi_lcpll_get_freq() argument 1035 const struct intel_dpll_hw_state *pll_state) in hsw_ddi_spll_get_freq() argument 1039 switch (pll_state->spll & SPLL_FREQ_MASK) { in hsw_ddi_spll_get_freq() [all …]
|
| D | intel_snps_phy.h | 27 struct intel_mpllb_state *pll_state); 29 const struct intel_mpllb_state *pll_state);
|
| D | intel_dpll_mgr.h | 306 const struct intel_dpll_hw_state *pll_state); 403 const struct intel_dpll_hw_state *pll_state);
|
| /Linux-v5.15/drivers/clk/ |
| D | clk-stm32f4.c | 671 int pll_state; in stm32f4_pll_set_rate() local 673 pll_state = stm32f4_pll_is_enabled(hw); in stm32f4_pll_set_rate() 675 if (pll_state) in stm32f4_pll_set_rate() 684 if (pll_state) in stm32f4_pll_set_rate() 721 int pll_state, ret; in stm32f4_pll_div_set_rate() local 726 pll_state = stm32f4_pll_is_enabled(pll_div->hw_pll); in stm32f4_pll_div_set_rate() 728 if (pll_state) in stm32f4_pll_div_set_rate() 733 if (pll_state) in stm32f4_pll_div_set_rate()
|
| /Linux-v5.15/sound/soc/codecs/ |
| D | wm8580.c | 228 struct pll_state { struct 248 struct pll_state a; argument 249 struct pll_state b; 466 struct pll_state *state; in wm8580_set_dai_pll()
|