| /Linux-v5.15/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| D | vega12_hwmgr.c | 619 dpm_table->dpm_levels[i].value = clk; in vega12_setup_single_dpm_table()
620 dpm_table->dpm_levels[i].enabled = true; in vega12_setup_single_dpm_table()
653 dpm_table->dpm_levels[0].value = data->vbios_boot_state.soc_clock / 100; in vega12_setup_default_dpm_tables()
666 dpm_table->dpm_levels[0].value = data->vbios_boot_state.gfx_clock / 100; in vega12_setup_default_dpm_tables()
679 dpm_table->dpm_levels[0].value = data->vbios_boot_state.mem_clock / 100; in vega12_setup_default_dpm_tables()
692 dpm_table->dpm_levels[0].value = data->vbios_boot_state.eclock / 100; in vega12_setup_default_dpm_tables()
705 dpm_table->dpm_levels[0].value = data->vbios_boot_state.vclock / 100; in vega12_setup_default_dpm_tables()
718 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dclock / 100; in vega12_setup_default_dpm_tables()
731 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dcef_clock / 100; in vega12_setup_default_dpm_tables()
796 dpm_table->dpm_levels[min_level].value;
[all …]
|
| D | vega20_hwmgr.c | 576 dpm_table->dpm_levels[i].value = clk; in vega20_setup_single_dpm_table()
577 dpm_table->dpm_levels[i].enabled = true; in vega20_setup_single_dpm_table()
598 dpm_table->dpm_levels[0].value = data->vbios_boot_state.gfx_clock / 100; in vega20_setup_gfxclk_dpm_table()
619 dpm_table->dpm_levels[0].value = data->vbios_boot_state.mem_clock / 100; in vega20_setup_memclk_dpm_table()
651 dpm_table->dpm_levels[0].value = data->vbios_boot_state.soc_clock / 100; in vega20_setup_default_dpm_tables()
678 dpm_table->dpm_levels[0].value = data->vbios_boot_state.eclock / 100; in vega20_setup_default_dpm_tables()
691 dpm_table->dpm_levels[0].value = data->vbios_boot_state.vclock / 100; in vega20_setup_default_dpm_tables()
704 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dclock / 100; in vega20_setup_default_dpm_tables()
717 dpm_table->dpm_levels[0].value = data->vbios_boot_state.dcef_clock / 100; in vega20_setup_default_dpm_tables()
763 dpm_table->dpm_levels[0].value = data->vbios_boot_state.fclock / 100; in vega20_setup_default_dpm_tables()
[all …]
|
| D | vega10_hwmgr.c | 1239 if (i == 0 || dpm_table->dpm_levels[dpm_table->count - 1].value <= in vega10_setup_default_single_dpm_table()
1241 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_single_dpm_table()
1243 dpm_table->dpm_levels[dpm_table->count].enabled = true; in vega10_setup_default_single_dpm_table()
1357 dpm_table->dpm_levels[dpm_table->count-1].value; in vega10_setup_default_dpm_tables()
1368 dpm_table->dpm_levels[dpm_table->count-1].value; in vega10_setup_default_dpm_tables()
1374 if (i == 0 || dpm_table->dpm_levels in vega10_setup_default_dpm_tables()
1377 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_dpm_tables()
1379 dpm_table->dpm_levels[dpm_table->count].enabled = in vega10_setup_default_dpm_tables()
1390 if (i == 0 || dpm_table->dpm_levels in vega10_setup_default_dpm_tables()
1393 dpm_table->dpm_levels[dpm_table->count].value = in vega10_setup_default_dpm_tables()
[all …]
|
| D | smu7_hwmgr.c | 808 if (i == 0 || data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count-1].value != in smu7_setup_dpm_tables_v0()
810 data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count].value = in smu7_setup_dpm_tables_v0()
812 …data->dpm_table.sclk_table.dpm_levels[data->dpm_table.sclk_table.count].enabled = (i == 0) ? 1 : 0; in smu7_setup_dpm_tables_v0()
822 if (i == 0 || data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count-1].value != in smu7_setup_dpm_tables_v0()
824 data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count].value = in smu7_setup_dpm_tables_v0()
826 …data->dpm_table.mclk_table.dpm_levels[data->dpm_table.mclk_table.count].enabled = (i == 0) ? 1 : 0; in smu7_setup_dpm_tables_v0()
833 data->dpm_table.vddc_table.dpm_levels[i].value = allowed_vdd_mclk_table->entries[i].v; in smu7_setup_dpm_tables_v0()
834 data->dpm_table.vddc_table.dpm_levels[i].param1 = std_voltage_table->entries[i].Leakage; in smu7_setup_dpm_tables_v0()
836 data->dpm_table.vddc_table.dpm_levels[i].enabled = true; in smu7_setup_dpm_tables_v0()
845 data->dpm_table.vddci_table.dpm_levels[i].value = allowed_vdd_mclk_table->entries[i].v; in smu7_setup_dpm_tables_v0()
[all …]
|
| D | smu7_hwmgr.h | 100 struct smu7_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
|
| D | vega12_hwmgr.h | 110 struct vega12_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
|
| D | vega10_hwmgr.h | 136 struct vega10_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
|
| D | vega20_hwmgr.h | 162 struct vega20_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
|
| /Linux-v5.15/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
| D | aldebaran_ppt.c | 308 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in aldebaran_set_default_dpm_table()
309 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
310 dpm_table->min = dpm_table->dpm_levels[0].value; in aldebaran_set_default_dpm_table()
311 dpm_table->max = dpm_table->dpm_levels[0].value; in aldebaran_set_default_dpm_table()
319 dpm_table->dpm_levels[0].value = pptable->GfxclkFmin; in aldebaran_set_default_dpm_table()
320 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
321 dpm_table->dpm_levels[1].value = pptable->GfxclkFmax; in aldebaran_set_default_dpm_table()
322 dpm_table->dpm_levels[1].enabled = true; in aldebaran_set_default_dpm_table()
323 dpm_table->min = dpm_table->dpm_levels[0].value; in aldebaran_set_default_dpm_table()
324 dpm_table->max = dpm_table->dpm_levels[1].value; in aldebaran_set_default_dpm_table()
[all …]
|
| D | aldebaran_ppt.h | 49 struct aldebaran_dpm_level dpm_levels[MAX_DPM_NUMBER]; member
|
| D | smu_v13_0.c | 1818 single_dpm_table->dpm_levels[i].value = clk; in smu_v13_0_set_single_dpm_table()
1819 single_dpm_table->dpm_levels[i].enabled = true; in smu_v13_0_set_single_dpm_table()
|
| /Linux-v5.15/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
| D | navi10_ppt.c | 997 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in navi10_set_default_dpm_table()
998 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
999 dpm_table->min = dpm_table->dpm_levels[0].value; in navi10_set_default_dpm_table()
1000 dpm_table->max = dpm_table->dpm_levels[0].value; in navi10_set_default_dpm_table()
1015 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in navi10_set_default_dpm_table()
1016 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1017 dpm_table->min = dpm_table->dpm_levels[0].value; in navi10_set_default_dpm_table()
1018 dpm_table->max = dpm_table->dpm_levels[0].value; in navi10_set_default_dpm_table()
1033 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in navi10_set_default_dpm_table()
1034 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
[all …]
|
| D | sienna_cichlid_ppt.c | 689 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in sienna_cichlid_set_default_dpm_table()
690 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
691 dpm_table->min = dpm_table->dpm_levels[0].value; in sienna_cichlid_set_default_dpm_table()
692 dpm_table->max = dpm_table->dpm_levels[0].value; in sienna_cichlid_set_default_dpm_table()
707 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in sienna_cichlid_set_default_dpm_table()
708 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
709 dpm_table->min = dpm_table->dpm_levels[0].value; in sienna_cichlid_set_default_dpm_table()
710 dpm_table->max = dpm_table->dpm_levels[0].value; in sienna_cichlid_set_default_dpm_table()
725 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in sienna_cichlid_set_default_dpm_table()
726 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
[all …]
|
| D | arcturus_ppt.c | 358 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.socclk / 100; in arcturus_set_default_dpm_table()
359 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
360 dpm_table->min = dpm_table->dpm_levels[0].value; in arcturus_set_default_dpm_table()
361 dpm_table->max = dpm_table->dpm_levels[0].value; in arcturus_set_default_dpm_table()
376 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.gfxclk / 100; in arcturus_set_default_dpm_table()
377 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
378 dpm_table->min = dpm_table->dpm_levels[0].value; in arcturus_set_default_dpm_table()
379 dpm_table->max = dpm_table->dpm_levels[0].value; in arcturus_set_default_dpm_table()
394 dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100; in arcturus_set_default_dpm_table()
395 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
[all …]
|
| D | arcturus_ppt.h | 49 struct arcturus_dpm_level dpm_levels[MAX_DPM_NUMBER]; member
|
| /Linux-v5.15/drivers/gpu/drm/radeon/ |
| D | ci_dpm.c | 2522 pi->dpm_table.sclk_table.dpm_levels[i].value, in ci_do_program_memory_timing_parameters()
2523 pi->dpm_table.mclk_table.dpm_levels[j].value, in ci_do_program_memory_timing_parameters()
2581 if (dpm_table->dpm_levels[i-1].enabled) in ci_get_dpm_level_enable_mask_value()
2599 (u8)dpm_table->pcie_speed_table.dpm_levels[i].value; in ci_populate_smc_link_level()
2601 r600_encode_pci_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in ci_populate_smc_link_level()
3255 dpm_table->sclk_table.dpm_levels[i].value, in ci_populate_all_graphic_levels()
3301 if (dpm_table->mclk_table.dpm_levels[i].value == 0) in ci_populate_all_memory_levels()
3304 dpm_table->mclk_table.dpm_levels[i].value, in ci_populate_all_memory_levels()
3346 dpm_table->dpm_levels[i].enabled = false; in ci_reset_single_dpm_table()
3352 dpm_table->dpm_levels[index].value = pcie_gen; in ci_setup_pcie_table_entry()
[all …]
|
| D | ci_dpm.h | 65 struct ci_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
|
| /Linux-v5.15/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| D | fiji_smumgr.c | 838 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in fiji_populate_smc_link_level()
840 dpm_table->pcie_speed_table.dpm_levels[i].param1); in fiji_populate_smc_link_level()
1024 dpm_table->sclk_table.dpm_levels[i].value, in fiji_populate_all_graphic_levels()
1235 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in fiji_populate_all_memory_levels()
1239 dpm_table->mclk_table.dpm_levels[i].value, in fiji_populate_all_memory_levels()
1316 data->dpm_table.sclk_table.dpm_levels[0].value; in fiji_populate_smc_acpi_level()
1374 data->dpm_table.mclk_table.dpm_levels[0].value; in fiji_populate_smc_acpi_level()
1395 data->dpm_table.mclk_table.dpm_levels[0].value, in fiji_populate_smc_acpi_level()
1535 data->dpm_table.sclk_table.dpm_levels[i].value, in fiji_program_memory_timing_parameters()
1536 data->dpm_table.mclk_table.dpm_levels[j].value, in fiji_program_memory_timing_parameters()
|
| D | polaris10_smumgr.c | 827 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in polaris10_populate_smc_link_level()
829 dpm_table->pcie_speed_table.dpm_levels[i].param1); in polaris10_populate_smc_link_level()
1070 dpm_table->sclk_table.dpm_levels[i].value, in polaris10_populate_all_graphic_levels()
1084 dpm_table->sclk_table.dpm_levels[0].value, in polaris10_populate_all_graphic_levels()
1091 dividers.real_clock < dpm_table->sclk_table.dpm_levels[0].value ? in polaris10_populate_all_graphic_levels()
1224 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in polaris10_populate_all_memory_levels()
1228 dpm_table->mclk_table.dpm_levels[i].value, in polaris10_populate_all_memory_levels()
1340 data->dpm_table.mclk_table.dpm_levels[0].value, in polaris10_populate_smc_acpi_level()
1501 hw_data->dpm_table.sclk_table.dpm_levels[i].value, in polaris10_program_memory_timing_parameters()
1502 hw_data->dpm_table.mclk_table.dpm_levels[j].value, in polaris10_program_memory_timing_parameters()
[all …]
|
| D | iceland_smumgr.c | 774 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in iceland_populate_smc_link_level()
776 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in iceland_populate_smc_link_level()
982 dpm_table->sclk_table.dpm_levels[i].value, in iceland_populate_all_graphic_levels()
1362 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in iceland_populate_all_memory_levels()
1364 result = iceland_populate_single_memory_level(hwmgr, dpm_table->mclk_table.dpm_levels[i].value, in iceland_populate_all_memory_levels()
1624 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in iceland_program_memory_timing_parameters()
1625 data->dpm_table.mclk_table.dpm_levels[j].value, in iceland_program_memory_timing_parameters()
1764 data->dpm_table.mclk_table.dpm_levels[i].value, in iceland_convert_mc_reg_table_to_smc()
|
| D | vegam_smumgr.c | 582 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in vegam_populate_smc_link_level()
584 dpm_table->pcie_speed_table.dpm_levels[i].param1); in vegam_populate_smc_link_level()
892 dpm_table->sclk_table.dpm_levels[i].value, in vegam_populate_all_graphic_levels()
1051 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in vegam_populate_all_memory_levels()
1055 dpm_table->mclk_table.dpm_levels[i].value, in vegam_populate_all_memory_levels()
1291 hw_data->dpm_table.sclk_table.dpm_levels[i].value, in vegam_program_memory_timing_parameters()
1292 hw_data->dpm_table.mclk_table.dpm_levels[j].value, in vegam_program_memory_timing_parameters()
|
| D | ci_smumgr.c | 487 dpm_table->sclk_table.dpm_levels[i].value, in ci_populate_all_graphic_levels()
1006 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in ci_populate_smc_link_level()
1008 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in ci_populate_smc_link_level()
1316 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in ci_populate_all_memory_levels()
1318 result = ci_populate_single_memory_level(hwmgr, dpm_table->mclk_table.dpm_levels[i].value, in ci_populate_all_memory_levels()
1662 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in ci_program_memory_timing_parameters()
1663 data->dpm_table.mclk_table.dpm_levels[j].value, in ci_program_memory_timing_parameters()
1798 data->dpm_table.mclk_table.dpm_levels[i].value, in ci_convert_mc_reg_table_to_smc()
|
| D | tonga_smumgr.c | 517 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in tonga_populate_smc_link_level()
519 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in tonga_populate_smc_link_level()
712 dpm_table->sclk_table.dpm_levels[i].value, in tonga_populate_all_graphic_levels()
1108 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in tonga_populate_all_memory_levels()
1113 dpm_table->mclk_table.dpm_levels[i].value, in tonga_populate_all_memory_levels()
1500 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in tonga_program_memory_timing_parameters()
1501 data->dpm_table.mclk_table.dpm_levels[j].value, in tonga_program_memory_timing_parameters()
2143 data->dpm_table.mclk_table.dpm_levels[i].value, in tonga_convert_mc_reg_table_to_smc()
|
| /Linux-v5.15/drivers/gpu/drm/amd/pm/inc/ |
| D | smu_v13_0.h | 73 struct smu_13_0_dpm_clk_level dpm_levels[MAX_DPM_LEVELS]; member
|
| D | smu_v11_0.h | 95 struct smu_11_0_dpm_clk_level dpm_levels[MAX_DPM_LEVELS]; member
|
