Home
last modified time | relevance | path

Searched refs:MPCC0_MPCC_OPP_ID__MPCC_OPP_ID__SHIFT (Results 1 – 8 of 8) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h24110 #define MPCC0_MPCC_OPP_ID__MPCC_OPP_ID__SHIFT … macro
Ddcn_2_1_0_sh_mask.h20178 #define MPCC0_MPCC_OPP_ID__MPCC_OPP_ID__SHIFT … macro
Ddcn_3_0_1_sh_mask.h40061 #define MPCC0_MPCC_OPP_ID__MPCC_OPP_ID__SHIFT … macro
Ddcn_1_0_sh_mask.h18804 #define MPCC0_MPCC_OPP_ID__MPCC_OPP_ID__SHIFT … macro
Ddcn_3_1_2_sh_mask.h22517 #define MPCC0_MPCC_OPP_ID__MPCC_OPP_ID__SHIFT … macro
Ddcn_3_0_2_sh_mask.h47063 #define MPCC0_MPCC_OPP_ID__MPCC_OPP_ID__SHIFT … macro
Ddcn_2_0_0_sh_mask.h23246 #define MPCC0_MPCC_OPP_ID__MPCC_OPP_ID__SHIFT … macro
Ddcn_3_0_0_sh_mask.h54213 #define MPCC0_MPCC_OPP_ID__MPCC_OPP_ID__SHIFT … macro