Searched refs:CTR (Results 1 – 15 of 15) sorted by relevance
| /Linux-v5.15/arch/x86/crypto/ |
| D | aesni-intel_avx-x86_64.S | 991 .macro INITIAL_BLOCKS_AVX REP num_initial_blocks T1 T2 T3 T4 T5 CTR XMM1 XMM2 XMM3 XMM4 XMM5 XMM6 X…
997 vmovdqu CurCount(arg2), \CTR
1002 vpaddd ONE(%rip), \CTR, \CTR # INCR Y0
1003 vmovdqa \CTR, reg_i
1080 vpaddd ONE(%rip), \CTR, \CTR # INCR Y0
1081 vmovdqa \CTR, \XMM1
1084 vpaddd ONE(%rip), \CTR, \CTR # INCR Y0
1085 vmovdqa \CTR, \XMM2
1088 vpaddd ONE(%rip), \CTR, \CTR # INCR Y0
1089 vmovdqa \CTR, \XMM3
[all …]
|
| D | aesni-intel_asm.S | 142 #define CTR %xmm11 macro
2723 movaps IV, CTR
2724 pshufb BSWAP_MASK, CTR
2727 movq CTR, TCTR_LOW
2747 paddq INC, CTR
2751 paddq INC, CTR
2754 movaps CTR, IV
|
| /Linux-v5.15/tools/perf/arch/powerpc/tests/ |
| D | regs_load.S | 38 #define CTR 35 * 8 macro
90 std 4, CTR(3)
|
| /Linux-v5.15/arch/arm64/crypto/ |
| D | Kconfig | 87 tristate "AES in ECB/CBC/CTR/XTS modes using ARMv8 Crypto Extensions"
95 tristate "AES in ECB/CBC/CTR/XTS modes using NEON instructions"
121 tristate "AES in ECB/CBC/CTR/XTS modes using bit-sliced NEON algorithm"
|
| /Linux-v5.15/Documentation/crypto/ |
| D | architecture.rst | 265 the AES-NI implementation, the CTR mode, the GHASH implementation and
332 During instantiation of the GCM handle, the CTR(AES) and GHASH
333 ciphers are instantiated. The cipher handles for CTR(AES) and GHASH
336 The GCM implementation is responsible to invoke the CTR mode AES and
341 with the instantiated CTR(AES) cipher handle.
343 During instantiation of the CTR(AES) cipher, the CIPHER type
347 That means that the SKCIPHER implementation of CTR(AES) only
348 implements the CTR block chaining mode. After performing the block
351 4. The SKCIPHER of CTR(AES) now invokes the CIPHER API with the AES
|
| /Linux-v5.15/arch/arm/crypto/ |
| D | Kconfig | 108 CTR and XTS modes
110 Bit sliced AES gives around 45% speedup on Cortex-A15 for CTR mode
123 Use an implementation of AES in CBC, CTR and XTS modes that uses
|
| D | aes-ce-core.S | 449 vst1.8 {q7}, [r5] @ return next CTR value
|
| /Linux-v5.15/drivers/crypto/ux500/ |
| D | Kconfig | 15 AES-ECB, CBC and CTR with keys sizes of 128, 192 and 256 bit sizes.
|
| /Linux-v5.15/drivers/platform/x86/intel/telemetry/ |
| D | debugfs.c | 76 #define TELEM_CHECK_AND_PARSE_CTRS(EVTID, CTR) { \ argument
78 (CTR) = evtlog[index].telem_evtlog; \
|
| /Linux-v5.15/crypto/ |
| D | Kconfig | 360 xoring it with a salt. This algorithm is mainly useful for CTR
392 tristate "CTR support"
396 CTR: Counter mode
1073 and GCM drivers, and other CTR or CMAC/XCBC based modes that rely
1114 acceleration for CTR.
1149 for popular block cipher modes ECB, CBC, CTR and XTS is supported.
1824 bool "Enable CTR DRBG"
1828 Enable the CTR DRBG variant as defined in NIST SP800-90A.
|
| /Linux-v5.15/arch/powerpc/platforms/8xx/ |
| D | Kconfig | 120 (by not placing conditional branches or branches to LR or CTR
|
| /Linux-v5.15/drivers/crypto/ |
| D | Kconfig | 197 As of z196 the CTR mode is hardware accelerated.
212 As of z196 the CTR mode is hardware accelerated for all AES
685 - AES (CBC, CTR, ECB, XTS)
696 - AES (CBC, CTR, ECB, XTS)
|
| /Linux-v5.15/Documentation/powerpc/ |
| D | papr_hcalls.rst | 84 | CTR | Y | Loop Counter |
|
| D | transactional_memory.rst | 63 Checkpointed registers include all GPRs, FPRs, VRs/VSRs, LR, CCR/CR, CTR, FPCSR
|
| /Linux-v5.15/drivers/platform/x86/ |
| D | sony-laptop.c | 711 SNC_HANDLE(CTR, snc_CTR_get, snc_CTR_set, NULL, 1),
|
