Home
last modified time | relevance | path

Searched refs:CLKID_VCLK_DIV6 (Results 1 – 8 of 8) sorted by relevance

/Linux-v5.15/include/dt-bindings/clock/
Daxg-clkc.h90 #define CLKID_VCLK_DIV6 125 macro
Dgxbb-clkc.h137 #define CLKID_VCLK_DIV6 188 macro
Dg12a-clkc.h116 #define CLKID_VCLK_DIV6 151 macro
/Linux-v5.15/drivers/clk/meson/
Dmeson8b.h125 #define CLKID_VCLK_DIV6 146 macro
Dmeson8b.c2852 [CLKID_VCLK_DIV6] = &meson8b_vclk_div6_div_gate.hw,
3058 [CLKID_VCLK_DIV6] = &meson8b_vclk_div6_div_gate.hw,
3275 [CLKID_VCLK_DIV6] = &meson8b_vclk_div6_div_gate.hw,
Dgxbb.c2877 [CLKID_VCLK_DIV6] = &gxbb_vclk_div6.hw,
3088 [CLKID_VCLK_DIV6] = &gxbb_vclk_div6.hw,
Dg12a.c4401 [CLKID_VCLK_DIV6] = &g12a_vclk_div6.hw,
4630 [CLKID_VCLK_DIV6] = &g12a_vclk_div6.hw,
4894 [CLKID_VCLK_DIV6] = &g12a_vclk_div6.hw,
Daxg.c2019 [CLKID_VCLK_DIV6] = &axg_vclk_div6.hw,