Searched refs:ARM64_SYS_REG (Results 1 – 6 of 6) sorted by relevance
| /Linux-v5.15/tools/testing/selftests/kvm/aarch64/ |
| D | get-reg-list.c | 288 TEST_ASSERT(id == ARM64_SYS_REG(op0, op1, crn, crm, op2), in print_reg() 689 ARM64_SYS_REG(3, 3, 14, 3, 1), /* CNTV_CTL_EL0 */ 690 ARM64_SYS_REG(3, 3, 14, 3, 2), /* CNTV_CVAL_EL0 */ 691 ARM64_SYS_REG(3, 3, 14, 0, 2), 692 ARM64_SYS_REG(3, 0, 0, 0, 0), /* MIDR_EL1 */ 693 ARM64_SYS_REG(3, 0, 0, 0, 6), /* REVIDR_EL1 */ 694 ARM64_SYS_REG(3, 1, 0, 0, 1), /* CLIDR_EL1 */ 695 ARM64_SYS_REG(3, 1, 0, 0, 7), /* AIDR_EL1 */ 696 ARM64_SYS_REG(3, 3, 0, 0, 1), /* CTR_EL0 */ 697 ARM64_SYS_REG(2, 0, 0, 0, 4), [all …]
|
| D | psci_cpu_on_test.c | 94 get_reg(vm, VCPU_ID_TARGET, ARM64_SYS_REG(MPIDR_EL1), &target_mpidr); in main()
|
| D | debug-exceptions.c | 193 get_reg(vm, VCPU_ID, ARM64_SYS_REG(ID_AA64DFR0_EL1), &id_aa64dfr0); in debug_version()
|
| /Linux-v5.15/tools/arch/arm64/include/uapi/asm/ |
| D | kvm.h | 239 #define ARM64_SYS_REG(...) (__ARM64_SYS_REG(__VA_ARGS__) | KVM_REG_SIZE_U64) macro 242 #define KVM_REG_ARM_PTIMER_CTL ARM64_SYS_REG(3, 3, 14, 2, 1) 243 #define KVM_REG_ARM_PTIMER_CVAL ARM64_SYS_REG(3, 3, 14, 2, 2) 244 #define KVM_REG_ARM_PTIMER_CNT ARM64_SYS_REG(3, 3, 14, 0, 1) 255 #define KVM_REG_ARM_TIMER_CTL ARM64_SYS_REG(3, 3, 14, 3, 1) 256 #define KVM_REG_ARM_TIMER_CVAL ARM64_SYS_REG(3, 3, 14, 0, 2) 257 #define KVM_REG_ARM_TIMER_CNT ARM64_SYS_REG(3, 3, 14, 3, 2)
|
| /Linux-v5.15/arch/arm64/include/uapi/asm/ |
| D | kvm.h | 239 #define ARM64_SYS_REG(...) (__ARM64_SYS_REG(__VA_ARGS__) | KVM_REG_SIZE_U64) macro 242 #define KVM_REG_ARM_PTIMER_CTL ARM64_SYS_REG(3, 3, 14, 2, 1) 243 #define KVM_REG_ARM_PTIMER_CVAL ARM64_SYS_REG(3, 3, 14, 2, 2) 244 #define KVM_REG_ARM_PTIMER_CNT ARM64_SYS_REG(3, 3, 14, 0, 1) 255 #define KVM_REG_ARM_TIMER_CTL ARM64_SYS_REG(3, 3, 14, 3, 1) 256 #define KVM_REG_ARM_TIMER_CVAL ARM64_SYS_REG(3, 3, 14, 0, 2) 257 #define KVM_REG_ARM_TIMER_CNT ARM64_SYS_REG(3, 3, 14, 3, 2)
|
| /Linux-v5.15/tools/testing/selftests/kvm/lib/aarch64/ |
| D | processor.c | 235 set_reg(vm, vcpuid, ARM64_SYS_REG(CPACR_EL1), 3 << 20); in aarch64_vcpu_setup() 237 get_reg(vm, vcpuid, ARM64_SYS_REG(SCTLR_EL1), &sctlr_el1); in aarch64_vcpu_setup() 238 get_reg(vm, vcpuid, ARM64_SYS_REG(TCR_EL1), &tcr_el1); in aarch64_vcpu_setup() 276 set_reg(vm, vcpuid, ARM64_SYS_REG(SCTLR_EL1), sctlr_el1); in aarch64_vcpu_setup() 277 set_reg(vm, vcpuid, ARM64_SYS_REG(TCR_EL1), tcr_el1); in aarch64_vcpu_setup() 278 set_reg(vm, vcpuid, ARM64_SYS_REG(MAIR_EL1), DEFAULT_MAIR_EL1); in aarch64_vcpu_setup() 279 set_reg(vm, vcpuid, ARM64_SYS_REG(TTBR0_EL1), vm->pgd); in aarch64_vcpu_setup() 365 set_reg(vm, vcpuid, ARM64_SYS_REG(VBAR_EL1), (uint64_t)&vectors); in vcpu_init_descriptor_tables()
|