Home
last modified time | relevance | path

Searched refs:clk_register_divider_table (Results 1 – 21 of 21) sorted by relevance

/Linux-v5.10/drivers/clk/sirf/
Dclk-atlas7.c1463 clk = clk_register_divider_table(NULL, "cpupll_div1", "cpupll_vco", 0, in atlas7_clk_init()
1467 clk = clk_register_divider_table(NULL, "cpupll_div2", "cpupll_vco", 0, in atlas7_clk_init()
1471 clk = clk_register_divider_table(NULL, "cpupll_div3", "cpupll_vco", 0, in atlas7_clk_init()
1476 clk = clk_register_divider_table(NULL, "mempll_div1", "mempll_vco", 0, in atlas7_clk_init()
1480 clk = clk_register_divider_table(NULL, "mempll_div2", "mempll_vco", 0, in atlas7_clk_init()
1484 clk = clk_register_divider_table(NULL, "mempll_div3", "mempll_vco", 0, in atlas7_clk_init()
1489 clk = clk_register_divider_table(NULL, "sys0pll_div1", "sys0pll_vco", 0, in atlas7_clk_init()
1493 clk = clk_register_divider_table(NULL, "sys0pll_div2", "sys0pll_vco", 0, in atlas7_clk_init()
1497 clk = clk_register_divider_table(NULL, "sys0pll_div3", "sys0pll_vco", 0, in atlas7_clk_init()
1504 clk = clk_register_divider_table(NULL, "sys1pll_div1", "sys1pll_vco", 0, in atlas7_clk_init()
[all …]
/Linux-v5.10/drivers/clk/sunxi/
Dclk-sun6i-apb0.c50 clk = clk_register_divider_table(&pdev->dev, clk_name, clk_parent, in sun6i_a31_apb0_clk_probe()
Dclk-sunxi.c797 clk = clk_register_divider_table(NULL, clk_name, clk_parent, 0, in sunxi_divider_clk_setup()
/Linux-v5.10/drivers/clk/renesas/
Dclk-r8a7740.c139 return clk_register_divider_table(NULL, name, parent_name, 0, in r8a7740_cpg_register_clock()
Dclk-r8a73a4.c183 return clk_register_divider_table(NULL, name, parent_name, 0, in r8a73a4_cpg_register_clock()
Dclk-sh73a0.c156 return clk_register_divider_table(NULL, name, parent_name, 0, in sh73a0_cpg_register_clock()
Dr8a77970-cpg-mssr.c249 return clk_register_divider_table(NULL, core->name, in r8a77970_cpg_clk_register()
Drcar-gen2-cpg.c372 return clk_register_divider_table(NULL, core->name, in rcar_gen2_cpg_clk_register()
Drcar-gen3-cpg.c693 return clk_register_divider_table(NULL, core->name, in rcar_gen3_cpg_clk_register()
/Linux-v5.10/drivers/clk/tegra/
Dclk-divider.c182 return clk_register_divider_table(NULL, name, parent_name, in tegra_clk_register_mc()
Dclk-tegra210.c2988 clk = clk_register_divider_table(NULL, name, parent_name, in tegra210_clk_register_mc()
3221 clk = clk_register_divider_table(NULL, "pll_u_out", "pll_u_vco", 0, in tegra210_pll_init()
3290 clk = clk_register_divider_table(NULL, "pll_re_out", "pll_re_vco", 0, in tegra210_pll_init()
3318 clk = clk_register_divider_table(NULL, "pll_c4_out0", "pll_c4_vco", 0, in tegra210_pll_init()
Dclk-tegra114.c997 clk = clk_register_divider_table(NULL, "pll_re_out", "pll_re_vco", 0, in tegra114_pll_init()
Dclk-tegra124.c1196 clk = clk_register_divider_table(NULL, "pll_re_out", "pll_re_vco", 0, in tegra124_pll_init()
/Linux-v5.10/drivers/clk/
Dclk-divider.c534 struct clk *clk_register_divider_table(struct device *dev, const char *name, in clk_register_divider_table() function
549 EXPORT_SYMBOL_GPL(clk_register_divider_table);
Dclk-stm32f4.c1790 clk_register_divider_table(NULL, "ahb_div", "sys", in stm32f4_rcc_init()
1794 clk_register_divider_table(NULL, "apb1_div", "ahb_div", in stm32f4_rcc_init()
1800 clk_register_divider_table(NULL, "apb2_div", "ahb_div", in stm32f4_rcc_init()
/Linux-v5.10/drivers/clk/hisilicon/
Dclk.c220 clk = clk_register_divider_table(NULL, clks[i].name, in hisi_clk_register_divider()
/Linux-v5.10/include/linux/
Dclk-provider.h642 struct clk *clk_register_divider_table(struct device *dev, const char *name,
661 clk_register_divider_table((dev), (name), (parent_name), (flags), \
/Linux-v5.10/drivers/clk/zte/
Dclk-zx296702.c200 return clk_register_divider_table(NULL, name, parent, 0, reg, shift, in zx_divtbl()
/Linux-v5.10/drivers/clk/rockchip/
Dclk.c470 clk = clk_register_divider_table(NULL, in rockchip_clk_register_branches()
/Linux-v5.10/arch/powerpc/platforms/512x/
Dclock-commonclk.c251 return clk_register_divider_table(NULL, name, parent_name, 0, in mpc512x_clk_divtable()
/Linux-v5.10/drivers/clk/imx/
Dclk-vf610.c278 …clk[VF610_CLK_PLL4_MAIN_DIV] = clk_register_divider_table(NULL, "pll4_audio_div", "pll4_audio", 0,… in vf610_clocks_init()