Home
last modified time | relevance | path

Searched refs:RING_TAIL (Results 1 – 12 of 12) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/i915/gt/
Dintel_ring_submission.c181 ENGINE_READ(engine, RING_TAIL)) in stop_ring()
186 ENGINE_WRITE(engine, RING_HEAD, ENGINE_READ(engine, RING_TAIL)); in stop_ring()
189 ENGINE_WRITE(engine, RING_TAIL, 0); in stop_ring()
239 ENGINE_READ(engine, RING_TAIL), in xcs_resume()
249 ENGINE_READ(engine, RING_TAIL), in xcs_resume()
283 ENGINE_WRITE(engine, RING_TAIL, ring->head); in xcs_resume()
284 ENGINE_POSTING_READ(engine, RING_TAIL); in xcs_resume()
299 ENGINE_READ(engine, RING_TAIL), ring->tail, in xcs_resume()
312 ENGINE_WRITE(engine, RING_TAIL, ring->tail); in xcs_resume()
313 ENGINE_POSTING_READ(engine, RING_TAIL); in xcs_resume()
[all …]
Dintel_gt.c61 intel_uncore_write(uncore, RING_TAIL(base), 0); in init_unused_ring()
Dintel_engine_cs.c1178 (ENGINE_READ(engine, RING_TAIL) & TAIL_ADDR)) in ring_is_idle()
1437 ENGINE_READ(engine, RING_TAIL) & TAIL_ADDR); in intel_engine_print_registers()
Dselftest_lrc.c4916 i915_mmio_reg_offset(RING_TAIL(engine->mmio_base)), in live_lrc_fixed()
5043 *cs++ = i915_mmio_reg_offset(RING_TAIL(engine->mmio_base)); in __live_lrc_state()
Dintel_lrc.c2699 ENGINE_READ(engine, RING_TAIL) & TAIL_ADDR, in process_csb()
/Linux-v5.10/drivers/gpu/drm/i915/
Dintel_uncore.c929 RING_TAIL(RENDER_RING_BASE), /* 0x2000 (base) */
932 RING_TAIL(GEN6_BSD_RING_BASE), /* 0x12000 (base) */
933 RING_TAIL(VEBOX_RING_BASE), /* 0x1a000 (base) */
934 RING_TAIL(BLT_RING_BASE), /* 0x22000 (base) */
939 RING_TAIL(RENDER_RING_BASE), /* 0x2000 (base) */
942 RING_TAIL(BLT_RING_BASE), /* 0x22000 (base) */
943 RING_TAIL(GEN11_BSD_RING_BASE), /* 0x1C0000 (base) */
944 RING_TAIL(GEN11_BSD2_RING_BASE), /* 0x1C4000 (base) */
945 RING_TAIL(GEN11_VEBOX_RING_BASE), /* 0x1C8000 (base) */
946 RING_TAIL(GEN11_BSD3_RING_BASE), /* 0x1D0000 (base) */
[all …]
Di915_gpu_error.c1153 ee->tail = ENGINE_READ(engine, RING_TAIL); in engine_record_registers()
Di915_reg.h2508 #define RING_TAIL(base) _MMIO((base) + 0x30) macro
/Linux-v5.10/drivers/gpu/drm/i810/
Di810_drv.h163 I810_WRITE(LP_RING + RING_TAIL, outring); \
196 #define RING_TAIL 0x00 macro
Di810_dma.c280 ring->tail = I810_READ(LP_RING + RING_TAIL); in i810_kernel_lost_context()
/Linux-v5.10/drivers/gpu/drm/i915/gvt/
Dscheduler.c922 vgpu_vreg_t(vgpu, RING_TAIL(ring_base)) = tail; in update_guest_context()
Dhandlers.c1960 MMIO_RING_DFH(RING_TAIL, D_ALL, 0, NULL, NULL); in init_generic_mmio_info()