Home
last modified time | relevance | path

Searched refs:MI_LOAD_REGISTER_IMM (Results 1 – 14 of 14) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/i915/gt/
Dintel_ring_submission.c632 *cs++ = MI_LOAD_REGISTER_IMM(1); in load_pd_dir()
636 *cs++ = MI_LOAD_REGISTER_IMM(1); in load_pd_dir()
646 *cs++ = MI_LOAD_REGISTER_IMM(1); in load_pd_dir()
690 *cs++ = MI_LOAD_REGISTER_IMM(num_engines); in mi_set_context()
744 *cs++ = MI_LOAD_REGISTER_IMM(num_engines); in mi_set_context()
789 *cs++ = MI_LOAD_REGISTER_IMM(GEN7_L3LOG_SIZE/4); in remap_l3_slice()
Dintel_gpu_commands.h139 #define MI_LOAD_REGISTER_IMM(x) MI_INSTR(0x22, 2*(x)-1) macro
Dselftest_workarounds.c545 *cs++ = MI_LOAD_REGISTER_IMM(1); in check_dirty_whitelist()
558 *cs++ = MI_LOAD_REGISTER_IMM(1); in check_dirty_whitelist()
858 *cs++ = MI_LOAD_REGISTER_IMM(whitelist_writable_count(engine)); in scrub_whitelisted_registers()
Dselftest_rps.c97 *cs++ = MI_LOAD_REGISTER_IMM(__NGPR__ * 2); in create_spin_counter()
105 *cs++ = MI_LOAD_REGISTER_IMM(1); in create_spin_counter()
Dintel_lrc.c623 *regs = MI_LOAD_REGISTER_IMM(count); in set_offsets()
3636 *cs++ = MI_LOAD_REGISTER_IMM(2 * GEN8_3LVL_PDPES) | MI_LRI_FORCE_POSTED; in emit_pdps()
3715 *batch++ = MI_LOAD_REGISTER_IMM(1); in gen8_emit_flush_coherentl3_wa()
3790 *batch++ = MI_LOAD_REGISTER_IMM(count); in emit_lri()
4714 *cs++ = MI_LOAD_REGISTER_IMM(1); in gen12_emit_aux_table_inv()
4837 *cs++ = MI_LOAD_REGISTER_IMM(hweight8(aux_inv)); in gen12_emit_flush()
Dselftest_lrc.c3035 *cs++ = MI_LOAD_REGISTER_IMM(1); in create_gpr_user()
4217 *cs++ = MI_LOAD_REGISTER_IMM(1); in preserved_virtual_engine()
5142 *cs++ = MI_LOAD_REGISTER_IMM(NUM_GPR_DW); in gpr_make_dirty()
5751 *cs++ = MI_LOAD_REGISTER_IMM(len); in load_context()
Dintel_workarounds.c747 *cs++ = MI_LOAD_REGISTER_IMM(wal->count); in intel_engine_emit_ctx_wa()
/Linux-v5.10/drivers/gpu/drm/i915/gvt/
Dmmio_context.c216 *cs++ = MI_LOAD_REGISTER_IMM(count); in restore_context_mmio_for_inhibit()
249 *cs++ = MI_LOAD_REGISTER_IMM(GEN9_MOCS_SIZE); in restore_render_mocs_control_for_inhibit()
276 *cs++ = MI_LOAD_REGISTER_IMM(GEN9_MOCS_SIZE / 2); in restore_render_mocs_l3cc_for_inhibit()
/Linux-v5.10/drivers/gpu/drm/i915/
Di915_cmd_parser.c219 CMD( MI_LOAD_REGISTER_IMM(1), SMI, !F, 0xFF, W,
476 CMD( MI_LOAD_REGISTER_IMM(1), SMI, !F, 0xFF, W,
1263 if (cmd_desc_is(desc, MI_LOAD_REGISTER_IMM(1)) && in check_cmd()
Di915_perf.c1691 *cs++ = MI_LOAD_REGISTER_IMM(1); in alloc_noa_wait()
1709 *cs++ = MI_LOAD_REGISTER_IMM(1); in alloc_noa_wait()
1751 *cs++ = MI_LOAD_REGISTER_IMM(2); in alloc_noa_wait()
1820 *cs++ = MI_LOAD_REGISTER_IMM(n_lri); in write_cs_mi_lri()
2155 *cs++ = MI_LOAD_REGISTER_IMM(count); in gen8_load_flex()
/Linux-v5.10/drivers/gpu/drm/i915/selftests/
Di915_perf.c336 *cs++ = MI_LOAD_REGISTER_IMM(32); in live_noa_gpr()
/Linux-v5.10/drivers/gpu/drm/i915/gem/selftests/
Di915_gem_client_blt.c166 *cs++ = MI_LOAD_REGISTER_IMM(1); in prepare_blit()
/Linux-v5.10/drivers/gpu/drm/i915/gem/
Di915_gem_context.c1256 *cs++ = MI_LOAD_REGISTER_IMM(2); in emit_ppgtt_update()
1278 *cs++ = MI_LOAD_REGISTER_IMM(2 * GEN8_3LVL_PDPES) | MI_LRI_FORCE_POSTED; in emit_ppgtt_update()
Di915_gem_execbuffer.c2237 *cs++ = MI_LOAD_REGISTER_IMM(4); in i915_reset_gen7_sol_offsets()