Home
last modified time | relevance | path

Searched refs:DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK (Results 1 – 10 of 10) sorted by relevance

/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h5783 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x00000400L macro
Ddce_8_0_sh_mask.h7895 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x400 macro
Ddce_10_0_sh_mask.h6923 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x400 macro
Ddce_11_0_sh_mask.h6825 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x400 macro
Ddce_11_2_sh_mask.h7897 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK 0x400 macro
Ddce_12_0_sh_mask.h4882 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK macro
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_sh_mask.h2350 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK macro
Ddcn_1_0_sh_mask.h3844 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK macro
Ddcn_3_0_0_sh_mask.h2487 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK macro
Ddcn_2_0_0_sh_mask.h2618 #define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK macro