Searched refs:mmUVD_VCPU_CACHE_OFFSET2 (Results 1 – 11 of 11) sorted by relevance
| /Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_d.h | 90 #define mmUVD_VCPU_CACHE_OFFSET2 0x3D3A macro
|
| D | uvd_4_2_d.h | 64 #define mmUVD_VCPU_CACHE_OFFSET2 0x3d86 macro
|
| D | uvd_5_0_d.h | 70 #define mmUVD_VCPU_CACHE_OFFSET2 0x3d86 macro
|
| D | uvd_6_0_d.h | 86 #define mmUVD_VCPU_CACHE_OFFSET2 0x3d86 macro
|
| D | uvd_7_0_offset.h | 184 #define mmUVD_VCPU_CACHE_OFFSET2 … macro
|
| /Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 346 #define mmUVD_VCPU_CACHE_OFFSET2 … macro
|
| /Linux-v4.19/drivers/gpu/drm/amd/amdgpu/ |
| D | uvd_v4_2.c | 569 WREG32(mmUVD_VCPU_CACHE_OFFSET2, addr); in uvd_v4_2_mc_resume()
|
| D | uvd_v5_0.c | 279 WREG32(mmUVD_VCPU_CACHE_OFFSET2, offset >> 3); in uvd_v5_0_mc_resume()
|
| D | uvd_v7_0.c | 694 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET2, (2 << 21)); in uvd_v7_0_mc_resume()
833 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_OFFSET2), (2 << 21)); in uvd_v7_0_sriov_start()
|
| D | uvd_v6_0.c | 615 WREG32(mmUVD_VCPU_CACHE_OFFSET2, offset >> 3); in uvd_v6_0_mc_resume()
|
| D | vcn_v1_0.c | 310 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_OFFSET2, 0); in vcn_v1_0_mc_resume()
|
