Home
last modified time | relevance | path

Searched refs:mmSRBM_SOFT_RESET (Results 1 – 25 of 26) sorted by relevance

12

/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Dcik_ih.c414 tmp = RREG32(mmSRBM_SOFT_RESET); in cik_ih_soft_reset()
417 WREG32(mmSRBM_SOFT_RESET, tmp); in cik_ih_soft_reset()
418 tmp = RREG32(mmSRBM_SOFT_RESET); in cik_ih_soft_reset()
423 WREG32(mmSRBM_SOFT_RESET, tmp); in cik_ih_soft_reset()
424 tmp = RREG32(mmSRBM_SOFT_RESET); in cik_ih_soft_reset()
Dcz_ih.c393 tmp = RREG32(mmSRBM_SOFT_RESET); in cz_ih_soft_reset()
396 WREG32(mmSRBM_SOFT_RESET, tmp); in cz_ih_soft_reset()
397 tmp = RREG32(mmSRBM_SOFT_RESET); in cz_ih_soft_reset()
402 WREG32(mmSRBM_SOFT_RESET, tmp); in cz_ih_soft_reset()
403 tmp = RREG32(mmSRBM_SOFT_RESET); in cz_ih_soft_reset()
Diceland_ih.c393 tmp = RREG32(mmSRBM_SOFT_RESET); in iceland_ih_soft_reset()
396 WREG32(mmSRBM_SOFT_RESET, tmp); in iceland_ih_soft_reset()
397 tmp = RREG32(mmSRBM_SOFT_RESET); in iceland_ih_soft_reset()
402 WREG32(mmSRBM_SOFT_RESET, tmp); in iceland_ih_soft_reset()
403 tmp = RREG32(mmSRBM_SOFT_RESET); in iceland_ih_soft_reset()
Dtonga_ih.c456 tmp = RREG32(mmSRBM_SOFT_RESET); in tonga_ih_soft_reset()
459 WREG32(mmSRBM_SOFT_RESET, tmp); in tonga_ih_soft_reset()
460 tmp = RREG32(mmSRBM_SOFT_RESET); in tonga_ih_soft_reset()
465 WREG32(mmSRBM_SOFT_RESET, tmp); in tonga_ih_soft_reset()
466 tmp = RREG32(mmSRBM_SOFT_RESET); in tonga_ih_soft_reset()
Dgmc_v6_0.c1046 tmp = RREG32(mmSRBM_SOFT_RESET); in gmc_v6_0_soft_reset()
1049 WREG32(mmSRBM_SOFT_RESET, tmp); in gmc_v6_0_soft_reset()
1050 tmp = RREG32(mmSRBM_SOFT_RESET); in gmc_v6_0_soft_reset()
1055 WREG32(mmSRBM_SOFT_RESET, tmp); in gmc_v6_0_soft_reset()
1056 tmp = RREG32(mmSRBM_SOFT_RESET); in gmc_v6_0_soft_reset()
Dvce_v3_0.c663 tmp = RREG32(mmSRBM_SOFT_RESET); in vce_v3_0_soft_reset()
666 WREG32(mmSRBM_SOFT_RESET, tmp); in vce_v3_0_soft_reset()
667 tmp = RREG32(mmSRBM_SOFT_RESET); in vce_v3_0_soft_reset()
672 WREG32(mmSRBM_SOFT_RESET, tmp); in vce_v3_0_soft_reset()
673 tmp = RREG32(mmSRBM_SOFT_RESET); in vce_v3_0_soft_reset()
Dvce_v4_0.c743 tmp = RREG32(mmSRBM_SOFT_RESET);
746 WREG32(mmSRBM_SOFT_RESET, tmp);
747 tmp = RREG32(mmSRBM_SOFT_RESET);
752 WREG32(mmSRBM_SOFT_RESET, tmp);
753 tmp = RREG32(mmSRBM_SOFT_RESET);
Dcik_sdma.c1107 tmp = RREG32(mmSRBM_SOFT_RESET); in cik_sdma_soft_reset()
1110 WREG32(mmSRBM_SOFT_RESET, tmp); in cik_sdma_soft_reset()
1111 tmp = RREG32(mmSRBM_SOFT_RESET); in cik_sdma_soft_reset()
1116 WREG32(mmSRBM_SOFT_RESET, tmp); in cik_sdma_soft_reset()
1117 tmp = RREG32(mmSRBM_SOFT_RESET); in cik_sdma_soft_reset()
Dsdma_v2_4.c1041 tmp = RREG32(mmSRBM_SOFT_RESET); in sdma_v2_4_soft_reset()
1044 WREG32(mmSRBM_SOFT_RESET, tmp); in sdma_v2_4_soft_reset()
1045 tmp = RREG32(mmSRBM_SOFT_RESET); in sdma_v2_4_soft_reset()
1050 WREG32(mmSRBM_SOFT_RESET, tmp); in sdma_v2_4_soft_reset()
1051 tmp = RREG32(mmSRBM_SOFT_RESET); in sdma_v2_4_soft_reset()
Dgmc_v7_0.c1208 tmp = RREG32(mmSRBM_SOFT_RESET); in gmc_v7_0_soft_reset()
1211 WREG32(mmSRBM_SOFT_RESET, tmp); in gmc_v7_0_soft_reset()
1212 tmp = RREG32(mmSRBM_SOFT_RESET); in gmc_v7_0_soft_reset()
1217 WREG32(mmSRBM_SOFT_RESET, tmp); in gmc_v7_0_soft_reset()
1218 tmp = RREG32(mmSRBM_SOFT_RESET); in gmc_v7_0_soft_reset()
Duvd_v6_0.c1188 tmp = RREG32(mmSRBM_SOFT_RESET); in uvd_v6_0_soft_reset()
1191 WREG32(mmSRBM_SOFT_RESET, tmp); in uvd_v6_0_soft_reset()
1192 tmp = RREG32(mmSRBM_SOFT_RESET); in uvd_v6_0_soft_reset()
1197 WREG32(mmSRBM_SOFT_RESET, tmp); in uvd_v6_0_soft_reset()
1198 tmp = RREG32(mmSRBM_SOFT_RESET); in uvd_v6_0_soft_reset()
Dgmc_v8_0.c1349 tmp = RREG32(mmSRBM_SOFT_RESET); in gmc_v8_0_soft_reset()
1352 WREG32(mmSRBM_SOFT_RESET, tmp); in gmc_v8_0_soft_reset()
1353 tmp = RREG32(mmSRBM_SOFT_RESET); in gmc_v8_0_soft_reset()
1358 WREG32(mmSRBM_SOFT_RESET, tmp); in gmc_v8_0_soft_reset()
1359 tmp = RREG32(mmSRBM_SOFT_RESET); in gmc_v8_0_soft_reset()
Dsdma_v3_0.c1377 tmp = RREG32(mmSRBM_SOFT_RESET); in sdma_v3_0_soft_reset()
1380 WREG32(mmSRBM_SOFT_RESET, tmp); in sdma_v3_0_soft_reset()
1381 tmp = RREG32(mmSRBM_SOFT_RESET); in sdma_v3_0_soft_reset()
1386 WREG32(mmSRBM_SOFT_RESET, tmp); in sdma_v3_0_soft_reset()
1387 tmp = RREG32(mmSRBM_SOFT_RESET); in sdma_v3_0_soft_reset()
Duvd_v4_2.c274 WREG32_P(mmSRBM_SOFT_RESET, 0, ~SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK); in uvd_v4_2_start()
663 WREG32_P(mmSRBM_SOFT_RESET, SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK, in uvd_v4_2_soft_reset()
Duvd_v5_0.c327 WREG32_P(mmSRBM_SOFT_RESET, 0, ~SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK); in uvd_v5_0_start()
586 WREG32_P(mmSRBM_SOFT_RESET, SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK, in uvd_v5_0_soft_reset()
Duvd_v7_0.c1496 tmp = RREG32(mmSRBM_SOFT_RESET);
1499 WREG32(mmSRBM_SOFT_RESET, tmp);
1500 tmp = RREG32(mmSRBM_SOFT_RESET);
1505 WREG32(mmSRBM_SOFT_RESET, tmp);
1506 tmp = RREG32(mmSRBM_SOFT_RESET);
Ddce_v8_0.c2804 tmp = RREG32(mmSRBM_SOFT_RESET); in dce_v8_0_soft_reset()
2807 WREG32(mmSRBM_SOFT_RESET, tmp); in dce_v8_0_soft_reset()
2808 tmp = RREG32(mmSRBM_SOFT_RESET); in dce_v8_0_soft_reset()
2813 WREG32(mmSRBM_SOFT_RESET, tmp); in dce_v8_0_soft_reset()
2814 tmp = RREG32(mmSRBM_SOFT_RESET); in dce_v8_0_soft_reset()
Ddce_v11_0.c3041 tmp = RREG32(mmSRBM_SOFT_RESET); in dce_v11_0_soft_reset()
3044 WREG32(mmSRBM_SOFT_RESET, tmp); in dce_v11_0_soft_reset()
3045 tmp = RREG32(mmSRBM_SOFT_RESET); in dce_v11_0_soft_reset()
3050 WREG32(mmSRBM_SOFT_RESET, tmp); in dce_v11_0_soft_reset()
3051 tmp = RREG32(mmSRBM_SOFT_RESET); in dce_v11_0_soft_reset()
Ddce_v10_0.c2915 tmp = RREG32(mmSRBM_SOFT_RESET); in dce_v10_0_soft_reset()
2918 WREG32(mmSRBM_SOFT_RESET, tmp); in dce_v10_0_soft_reset()
2919 tmp = RREG32(mmSRBM_SOFT_RESET); in dce_v10_0_soft_reset()
2924 WREG32(mmSRBM_SOFT_RESET, tmp); in dce_v10_0_soft_reset()
2925 tmp = RREG32(mmSRBM_SOFT_RESET); in dce_v10_0_soft_reset()
Dgfx_v7_0.c4772 tmp = RREG32(mmSRBM_SOFT_RESET); in gfx_v7_0_soft_reset()
4775 WREG32(mmSRBM_SOFT_RESET, tmp); in gfx_v7_0_soft_reset()
4776 tmp = RREG32(mmSRBM_SOFT_RESET); in gfx_v7_0_soft_reset()
4781 WREG32(mmSRBM_SOFT_RESET, tmp); in gfx_v7_0_soft_reset()
4782 tmp = RREG32(mmSRBM_SOFT_RESET); in gfx_v7_0_soft_reset()
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_1_0_d.h262 #define mmSRBM_SOFT_RESET 0x0398 macro
Doss_2_4_d.h83 #define mmSRBM_SOFT_RESET 0x398 macro
Doss_3_0_1_d.h81 #define mmSRBM_SOFT_RESET 0x398 macro
Doss_2_0_d.h77 #define mmSRBM_SOFT_RESET 0x398 macro
Doss_3_0_d.h93 #define mmSRBM_SOFT_RESET 0x398 macro

12