Home
last modified time | relevance | path

Searched refs:mmRLC_CGCG_CGLS_CTRL (Results 1 – 14 of 14) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Dmxgpu_vi.c82 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
213 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
243 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
Dsi.c530 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
629 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
727 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
807 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
887 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003f,
Dgfx_v8_0.c202 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
300 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
314 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
345 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
377 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
419 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0001003c,
463 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
477 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
564 mmRLC_CGCG_CGLS_CTRL, 0xffffffff, 0x0020003c,
574 mmRLC_CGCG_CGLS_CTRL, 0x00000003, 0x0000003c,
[all …]
Dgfx_v9_0.c2307 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, 0); in gfx_v9_0_rlc_resume()
3700 def = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v9_0_update_coarse_grain_clock_gating()
3708 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v9_0_update_coarse_grain_clock_gating()
3717 def = data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v9_0_update_coarse_grain_clock_gating()
3722 WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data); in gfx_v9_0_update_coarse_grain_clock_gating()
3837 data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL); in gfx_v9_0_get_clockgating_state()
Dgfx_v7_0.c3551 tmp = RREG32(mmRLC_CGCG_CGLS_CTRL) & 0xfffffffc; in gfx_v7_0_rlc_resume()
3552 WREG32(mmRLC_CGCG_CGLS_CTRL, tmp); in gfx_v7_0_rlc_resume()
3594 orig = data = RREG32(mmRLC_CGCG_CGLS_CTRL); in gfx_v7_0_enable_cgcg()
3615 WREG32(mmRLC_CGCG_CGLS_CTRL, data); in gfx_v7_0_enable_cgcg()
3627 WREG32(mmRLC_CGCG_CGLS_CTRL, data); in gfx_v7_0_enable_cgcg()
Dgfx_v6_0.c2590 orig = data = RREG32(mmRLC_CGCG_CGLS_CTRL); in gfx_v6_0_enable_cgcg()
2621 WREG32(mmRLC_CGCG_CGLS_CTRL, data); in gfx_v6_0_enable_cgcg()
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h1133 #define mmRLC_CGCG_CGLS_CTRL 0x3101 macro
Dgfx_7_0_d.h1281 #define mmRLC_CGCG_CGLS_CTRL 0x3109 macro
Dgfx_7_2_d.h1294 #define mmRLC_CGCG_CGLS_CTRL 0x3109 macro
Dgfx_8_0_d.h1392 #define mmRLC_CGCG_CGLS_CTRL 0xec49 macro
Dgfx_8_1_d.h1394 #define mmRLC_CGCG_CGLS_CTRL 0xec49 macro
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h5983 #define mmRLC_CGCG_CGLS_CTRL macro
Dgc_9_1_offset.h6262 #define mmRLC_CGCG_CGLS_CTRL macro
Dgc_9_2_1_offset.h6238 #define mmRLC_CGCG_CGLS_CTRL macro