Searched refs:CLK_TOP_MM_SEL (Results 1 – 11 of 11) sorted by relevance
/Linux-v4.19/include/dt-bindings/clock/ |
D | mt8173-clk.h | 103 #define CLK_TOP_MM_SEL 85 macro
|
D | mt2712-clk.h | 140 #define CLK_TOP_MM_SEL 101 macro
|
D | mt2701-clk.h | 95 #define CLK_TOP_MM_SEL 76 macro
|
/Linux-v4.19/Documentation/devicetree/bindings/soc/mediatek/ |
D | scpsys.txt | 60 <&topckgen CLK_TOP_MM_SEL>;
|
/Linux-v4.19/arch/arm64/boot/dts/mediatek/ |
D | mt2712e.dtsi | 283 clocks = <&topckgen CLK_TOP_MM_SEL>,
|
D | mt8173.dtsi | 423 <&topckgen CLK_TOP_MM_SEL>, 885 assigned-clocks = <&topckgen CLK_TOP_MM_SEL>;
|
/Linux-v4.19/drivers/clk/mediatek/ |
D | clk-mt2701.c | 507 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents,
|
D | clk-mt2712.c | 746 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel",
|
D | clk-mt8173.c | 553 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x0040, 24, 4, 31),
|
/Linux-v4.19/arch/arm/boot/dts/ |
D | mt2701.dtsi | 155 clocks = <&topckgen CLK_TOP_MM_SEL>,
|
D | mt7623.dtsi | 259 clocks = <&topckgen CLK_TOP_MM_SEL>,
|