Home
last modified time | relevance | path

Searched full:where (Results 1 – 25 of 3974) sorted by relevance

12345678910>>...159

/Linux-v5.4/arch/mips/pci/
Dops-rc32434.c48 unsigned char where, u32 *data) in config_access() argument
54 PCI_CFG_SET(bus->number, slot, func, where); in config_access()
73 int where, u8 *val) in read_config_byte() argument
78 ret = config_access(PCI_ACCESS_READ, bus, devfn, where, &data); in read_config_byte()
79 *val = (data >> ((where & 3) << 3)) & 0xff; in read_config_byte()
84 int where, u16 *val) in read_config_word() argument
89 ret = config_access(PCI_ACCESS_READ, bus, devfn, where, &data); in read_config_word()
90 *val = (data >> ((where & 3) << 3)) & 0xffff; in read_config_word()
95 int where, u32 *val) in read_config_dword() argument
108 ret = config_access(PCI_ACCESS_READ, bus, devfn, where, val); in read_config_dword()
[all …]
Dops-nile4.c18 struct pci_bus *bus, unsigned int devfn, int where, u32 *val) in nile4_pcibios_config_access() argument
32 vrc_pciregs[(0x200 + where) >> 2] = *val; in nile4_pcibios_config_access()
34 *val = vrc_pciregs[(0x200 + where) >> 2]; in nile4_pcibios_config_access()
53 | (where & ~3)); in nile4_pcibios_config_access()
56 (where & ~3); in nile4_pcibios_config_access()
76 int where, int size, u32 *val) in nile4_pcibios_read() argument
81 if ((size == 2) && (where & 1)) in nile4_pcibios_read()
83 else if ((size == 4) && (where & 3)) in nile4_pcibios_read()
86 err = nile4_pcibios_config_access(PCI_ACCESS_READ, bus, devfn, where, in nile4_pcibios_read()
92 *val = (data >> ((where & 3) << 3)) & 0xff; in nile4_pcibios_read()
[all …]
Dops-bcm63xx.c20 static int postprocess_read(u32 data, int where, unsigned int size) in postprocess_read() argument
27 ret = (data >> ((where & 3) << 3)) & 0xff; in postprocess_read()
30 ret = (data >> ((where & 3) << 3)) & 0xffff; in postprocess_read()
39 static int preprocess_write(u32 orig_data, u32 val, int where, in preprocess_write() argument
47 ret = (orig_data & ~(0xff << ((where & 3) << 3))) | in preprocess_write()
48 (val << ((where & 3) << 3)); in preprocess_write()
51 ret = (orig_data & ~(0xffff << ((where & 3) << 3))) | in preprocess_write()
52 (val << ((where & 3) << 3)); in preprocess_write()
65 unsigned int devfn, int where) in bcm63xx_setup_cfg_access() argument
72 reg = where >> 2; in bcm63xx_setup_cfg_access()
[all …]
Dops-msc.c34 struct pci_bus *bus, unsigned int devfn, int where, u32 * data) in msc_pcibios_config_access() argument
47 ((where / 4) << MSC01_PCI_CFGADDR_RNUM_SHF))); in msc_pcibios_config_access()
76 int where, int size, u32 * val) in msc_pcibios_read() argument
80 if ((size == 2) && (where & 1)) in msc_pcibios_read()
82 else if ((size == 4) && (where & 3)) in msc_pcibios_read()
85 if (msc_pcibios_config_access(PCI_ACCESS_READ, bus, devfn, where, in msc_pcibios_read()
90 *val = (data >> ((where & 3) << 3)) & 0xff; in msc_pcibios_read()
92 *val = (data >> ((where & 3) << 3)) & 0xffff; in msc_pcibios_read()
100 int where, int size, u32 val) in msc_pcibios_write() argument
104 if ((size == 2) && (where & 1)) in msc_pcibios_write()
[all …]
Dops-bonito64.c26 unsigned int devfn, int where, in bonito64_pcibios_config_access() argument
35 int reg = where & ~3; in bonito64_pcibios_config_access()
90 int where, int size, u32 * val) in bonito64_pcibios_read() argument
94 if ((size == 2) && (where & 1)) in bonito64_pcibios_read()
96 else if ((size == 4) && (where & 3)) in bonito64_pcibios_read()
99 if (bonito64_pcibios_config_access(PCI_ACCESS_READ, bus, devfn, where, in bonito64_pcibios_read()
104 *val = (data >> ((where & 3) << 3)) & 0xff; in bonito64_pcibios_read()
106 *val = (data >> ((where & 3) << 3)) & 0xffff; in bonito64_pcibios_read()
114 int where, int size, u32 val) in bonito64_pcibios_write() argument
118 if ((size == 2) && (where & 1)) in bonito64_pcibios_write()
[all …]
Dops-loongson3.c18 int where, u32 *data) in loongson3_pci_config_access() argument
23 int reg = where & ~3; in loongson3_pci_config_access()
27 if (where < PCI_CFG_SPACE_SIZE) { /* standard config */ in loongson3_pci_config_access()
36 } else if (where < PCI_CFG_SPACE_EXP_SIZE) { /* extended config */ in loongson3_pci_config_access()
66 int where, int size, u32 *val) in loongson3_pci_pcibios_read() argument
70 bus, devfn, where, &data); in loongson3_pci_pcibios_read()
76 *val = (data >> ((where & 3) << 3)) & 0xff; in loongson3_pci_pcibios_read()
78 *val = (data >> ((where & 3) << 3)) & 0xffff; in loongson3_pci_pcibios_read()
86 int where, int size, u32 val) in loongson3_pci_pcibios_write() argument
95 bus, devfn, where, &data); in loongson3_pci_pcibios_write()
[all …]
Dops-vr41xx.c23 unsigned int devfn, int where) in set_pci_configuration_address() argument
29 if (PCI_SLOT(devfn) < 11 || where > 0xff) in set_pci_configuration_address()
33 (where & 0xfc), PCICONFAREG); in set_pci_configuration_address()
38 if (where > 0xff) in set_pci_configuration_address()
42 (where & 0xfc) | 1U, PCICONFAREG); in set_pci_configuration_address()
48 static int pci_config_read(struct pci_bus *bus, unsigned int devfn, int where, in pci_config_read() argument
54 if (set_pci_configuration_address(bus->number, devfn, where) < 0) in pci_config_read()
61 *val = (data >> ((where & 3) << 3)) & 0xffU; in pci_config_read()
64 *val = (data >> ((where & 2) << 3)) & 0xffffU; in pci_config_read()
76 static int pci_config_write(struct pci_bus *bus, unsigned int devfn, int where, in pci_config_write() argument
[all …]
Dpci-bcm1480ht.c38 #define CFGOFFSET(bus, devfn, where) (((bus)<<16)+((devfn)<<8)+(where)) argument
39 #define CFGADDR(bus, devfn, where) CFGOFFSET((bus)->number, (devfn), where) argument
97 int where, int size, u32 * val) in bcm1480ht_pcibios_read() argument
101 if ((size == 2) && (where & 1)) in bcm1480ht_pcibios_read()
103 else if ((size == 4) && (where & 3)) in bcm1480ht_pcibios_read()
107 data = READCFG32(CFGADDR(bus, devfn, where)); in bcm1480ht_pcibios_read()
112 *val = (data >> ((where & 3) << 3)) & 0xff; in bcm1480ht_pcibios_read()
114 *val = (data >> ((where & 3) << 3)) & 0xffff; in bcm1480ht_pcibios_read()
122 int where, int size, u32 val) in bcm1480ht_pcibios_write() argument
124 u32 cfgaddr = CFGADDR(bus, devfn, where); in bcm1480ht_pcibios_write()
[all …]
Dops-loongson2.c34 unsigned int devfn, int where, in loongson_pcibios_config_access() argument
43 int reg = where & ~3; in loongson_pcibios_config_access()
119 int where, int size, u32 *val) in loongson_pcibios_read() argument
123 if ((size == 2) && (where & 1)) in loongson_pcibios_read()
125 else if ((size == 4) && (where & 3)) in loongson_pcibios_read()
128 if (loongson_pcibios_config_access(PCI_ACCESS_READ, bus, devfn, where, in loongson_pcibios_read()
133 *val = (data >> ((where & 3) << 3)) & 0xff; in loongson_pcibios_read()
135 *val = (data >> ((where & 3) << 3)) & 0xffff; in loongson_pcibios_read()
143 int where, int size, u32 val) in loongson_pcibios_write() argument
147 if ((size == 2) && (where & 1)) in loongson_pcibios_write()
[all …]
Dops-lantiq.c27 unsigned int devfn, unsigned int where, u32 *data) in ltq_pci_config_access() argument
43 LTQ_PCI_CFG_FUNNUM_SHF) | (where & ~0x3); in ltq_pci_config_access()
72 int where, int size, u32 *val) in ltq_pci_read_config_dword() argument
76 if (ltq_pci_config_access(PCI_ACCESS_READ, bus, devfn, where, &data)) in ltq_pci_read_config_dword()
80 *val = (data >> ((where & 3) << 3)) & 0xff; in ltq_pci_read_config_dword()
82 *val = (data >> ((where & 3) << 3)) & 0xffff; in ltq_pci_read_config_dword()
90 int where, int size, u32 val) in ltq_pci_write_config_dword() argument
98 devfn, where, &data)) in ltq_pci_write_config_dword()
102 data = (data & ~(0xff << ((where & 3) << 3))) | in ltq_pci_write_config_dword()
103 (val << ((where & 3) << 3)); in ltq_pci_write_config_dword()
[all …]
Dops-gt64xxx_pci0.c31 struct pci_bus *bus, unsigned int devfn, int where, u32 * data) in gt64xxx_pci0_pcibios_config_access() argument
47 ((where / 4) << GT_PCI0_CFGADDR_REGNUM_SHF) | in gt64xxx_pci0_pcibios_config_access()
92 int where, int size, u32 * val) in gt64xxx_pci0_pcibios_read() argument
97 where, &data)) in gt64xxx_pci0_pcibios_read()
101 *val = (data >> ((where & 3) << 3)) & 0xff; in gt64xxx_pci0_pcibios_read()
103 *val = (data >> ((where & 3) << 3)) & 0xffff; in gt64xxx_pci0_pcibios_read()
111 int where, int size, u32 val) in gt64xxx_pci0_pcibios_write() argument
119 devfn, where, &data)) in gt64xxx_pci0_pcibios_write()
123 data = (data & ~(0xff << ((where & 3) << 3))) | in gt64xxx_pci0_pcibios_write()
124 (val << ((where & 3) << 3)); in gt64xxx_pci0_pcibios_write()
[all …]
Dpci-sb1250.c40 #define CFGOFFSET(bus, devfn, where) (((bus)<<16) + ((devfn)<<8) + (where)) argument
41 #define CFGADDR(bus, devfn, where) CFGOFFSET((bus)->number, (devfn), where) argument
117 int where, int size, u32 * val) in sb1250_pcibios_read() argument
121 if ((size == 2) && (where & 1)) in sb1250_pcibios_read()
123 else if ((size == 4) && (where & 3)) in sb1250_pcibios_read()
127 data = READCFG32(CFGADDR(bus, devfn, where)); in sb1250_pcibios_read()
132 *val = (data >> ((where & 3) << 3)) & 0xff; in sb1250_pcibios_read()
134 *val = (data >> ((where & 3) << 3)) & 0xffff; in sb1250_pcibios_read()
142 int where, int size, u32 val) in sb1250_pcibios_write() argument
144 u32 cfgaddr = CFGADDR(bus, devfn, where); in sb1250_pcibios_write()
[all …]
Dpci-bcm1480.c40 #define CFGOFFSET(bus, devfn, where) (((bus)<<16)+((devfn)<<8)+(where)) argument
41 #define CFGADDR(bus, devfn, where) CFGOFFSET((bus)->number, (devfn), where) argument
108 int where, int size, u32 * val) in bcm1480_pcibios_read() argument
112 if ((size == 2) && (where & 1)) in bcm1480_pcibios_read()
114 else if ((size == 4) && (where & 3)) in bcm1480_pcibios_read()
118 data = READCFG32(CFGADDR(bus, devfn, where)); in bcm1480_pcibios_read()
123 *val = (data >> ((where & 3) << 3)) & 0xff; in bcm1480_pcibios_read()
125 *val = (data >> ((where & 3) << 3)) & 0xffff; in bcm1480_pcibios_read()
133 int where, int size, u32 val) in bcm1480_pcibios_write() argument
135 u32 cfgaddr = CFGADDR(bus, devfn, where); in bcm1480_pcibios_write()
[all …]
Dpci-alchemy.c100 unsigned int dev_fn, unsigned char where, u32 *data) in config_access() argument
135 offset = (function << 8) | (where & ~0x3); in config_access()
161 access_type, bus->number, device, where, *data, offset); in config_access()
189 int where, u8 *val) in read_config_byte() argument
192 int ret = config_access(PCI_ACCESS_READ, bus, devfn, where, &data); in read_config_byte()
194 if (where & 1) in read_config_byte()
196 if (where & 2) in read_config_byte()
203 int where, u16 *val) in read_config_word() argument
206 int ret = config_access(PCI_ACCESS_READ, bus, devfn, where, &data); in read_config_word()
208 if (where & 2) in read_config_word()
[all …]
Dpci-xlp.c64 int where) in pci_cfg_read_32bit() argument
69 where &= ~3; in pci_cfg_read_32bit()
83 } else if (bus->number == 0 && PCI_SLOT(devfn) == 1 && where == 0x954) { in pci_cfg_read_32bit()
87 pci_cfg_addr(bus->number, devfn, where)); in pci_cfg_read_32bit()
93 int where, u32 data) in pci_cfg_write_32bit() argument
98 pci_cfg_addr(bus->number, devfn, where & ~3)); in pci_cfg_write_32bit()
103 int where, int size, u32 *val) in nlm_pcibios_read() argument
107 if ((size == 2) && (where & 1)) in nlm_pcibios_read()
109 else if ((size == 4) && (where & 3)) in nlm_pcibios_read()
112 data = pci_cfg_read_32bit(bus, devfn, where); in nlm_pcibios_read()
[all …]
Dops-emma2rh.c47 unsigned int devfn, int where) in set_pci_configuration_address() argument
69 static int pci_config_read(struct pci_bus *bus, unsigned int devfn, int where, in pci_config_read() argument
84 if (set_pci_configuration_address(bus_num, devfn, where) < 0) in pci_config_read()
89 (where & 0xfffffffc)); in pci_config_read()
93 *val = (data >> ((where & 3) << 3)) & 0xffU; in pci_config_read()
96 *val = (data >> ((where & 2) << 3)) & 0xffffU; in pci_config_read()
114 static int pci_config_write(struct pci_bus *bus, unsigned int devfn, int where, in pci_config_write() argument
128 if (set_pci_configuration_address(bus_num, devfn, where) < 0) in pci_config_write()
134 (where & 0xfffffffc)); in pci_config_write()
138 shift = (where & 3) << 3; in pci_config_write()
[all …]
/Linux-v5.4/drivers/pci/controller/
Dpci-thunder-ecam.c16 static void set_val(u32 v, int where, int size, u32 *val) in set_val() argument
18 int shift = (where & 3) * 8; in set_val()
20 pr_debug("set_val %04x: %08x\n", (unsigned)(where & ~3), v); in set_val()
30 unsigned int devfn, int where, int size, u32 *val) in handle_ea_bar() argument
36 int where_a = where & 0xc; in handle_ea_bar()
39 set_val(e0, where, size, val); in handle_ea_bar()
51 set_val(v, where, size, val); in handle_ea_bar()
70 set_val(v, where, size, val); in handle_ea_bar()
80 set_val(v, where, size, val); in handle_ea_bar()
87 int where, int size, u32 *val) in thunder_ecam_p2_config_read() argument
[all …]
/Linux-v5.4/tools/perf/pmu-events/arch/s390/cf_z13/
Dextended.json7 …"PublicDescription": "A directory write to the Level-1 Data cache where the line was originally in…
42 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
63 …"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the retur…
105 …"PublicDescription": "Increments by one for any cycle where a Level-1 cache or Level-1 TLB miss is…
112 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
119 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
126 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
133 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
140 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
147 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
[all …]
/Linux-v5.4/arch/sh/drivers/pci/
Dops-sh7786.c20 struct pci_bus *bus, unsigned int devfn, int where, u32 *data) in sh7786_pcie_config_access() argument
28 reg = where & ~3; in sh7786_pcie_config_access()
90 int where, int size, u32 *val) in sh7786_pcie_read() argument
96 if ((size == 2) && (where & 1)) in sh7786_pcie_read()
98 else if ((size == 4) && (where & 3)) in sh7786_pcie_read()
103 devfn, where, &data); in sh7786_pcie_read()
110 *val = (data >> ((where & 3) << 3)) & 0xff; in sh7786_pcie_read()
112 *val = (data >> ((where & 2) << 3)) & 0xffff; in sh7786_pcie_read()
117 "where=0x%04x size=%d val=0x%08lx\n", bus->number, in sh7786_pcie_read()
118 devfn, where, size, (unsigned long)*val); in sh7786_pcie_read()
[all …]
/Linux-v5.4/tools/perf/pmu-events/arch/s390/cf_z14/
Dextended.json7 …"PublicDescription": "L1D_RO_EXCL_WRITES A directory write to the Level-1 Data cache where the lin…
42 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
63 …"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the retur…
105 …"PublicDescription": "Increments by one for any cycle where a level-1 cache or level-2 TLB miss is…
112 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
119 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
126 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
133 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
140 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
147 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
[all …]
/Linux-v5.4/tools/perf/pmu-events/arch/s390/cf_z15/
Dextended.json7 …"PublicDescription": "A directory write to the Level-1 Data cache where the line was originally in…
42 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
63 …"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the retur…
105 …"PublicDescription": "Increments by one for any cycle where a level-1 cache or level-2 TLB miss is…
112 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
119 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
126 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
133 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
140 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
147 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
[all …]
/Linux-v5.4/arch/sparc/kernel/
Dpci_common.c54 int where, int size, u32 *value) in sun4u_read_pci_cfg_host() argument
60 addr = sun4u_config_mkaddr(pbm, bus, devfn, where); in sun4u_read_pci_cfg_host()
66 if (where < 8) { in sun4u_read_pci_cfg_host()
71 if (where & 1) in sun4u_read_pci_cfg_host()
82 if (where < 8) { in sun4u_read_pci_cfg_host()
96 where, 2, &tmp32); in sun4u_read_pci_cfg_host()
101 where + 2, 2, &tmp32); in sun4u_read_pci_cfg_host()
109 int where, int size, u32 *value) in sun4u_read_pci_cfg() argument
130 return sun4u_read_pci_cfg_host(pbm, bus, devfn, where, in sun4u_read_pci_cfg()
133 addr = sun4u_config_mkaddr(pbm, bus, devfn, where); in sun4u_read_pci_cfg()
[all …]
/Linux-v5.4/tools/perf/pmu-events/arch/s390/cf_zec12/
Dextended.json21 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
28 …"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the retur…
35 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
49 …"PublicDescription": "A directory write to the Level-1 Data cache where the installed cache line w…
56 …"PublicDescription": "A directory write to the Level-1 Instruction cache where the installed cache…
63 …"PublicDescription": "A directory write to the Level-1 D-Cache where the line was originally in a …
105 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
112 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
119 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
126 …"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cac…
[all …]
/Linux-v5.4/tools/perf/scripts/python/
Dexport-to-sqlite.py57 # sqlite> select * from samples_view where id < 10;
59 # sqlite> select * from samples_view where id < 10;
102 printerr("where: columns 'all' or 'branches'");
346 '(SELECT host_or_guest FROM machines_view WHERE id = machine_id) AS host_or_guest,'
356 '(SELECT short_name FROM dsos WHERE id=dso_id) AS dso,'
367 '(SELECT host_or_guest FROM machines_view WHERE id = machine_id) AS host_or_guest,'
376 '(SELECT comm FROM comms WHERE id = comm_id) AS command,'
378 '(SELECT pid FROM threads WHERE id = thread_id) AS pid,'
379 '(SELECT tid FROM threads WHERE id = thread_id) AS tid'
388 '(SELECT name FROM symbols WHERE id = c.symbol_id) AS symbol,'
[all …]
/Linux-v5.4/tools/perf/pmu-events/arch/s390/cf_z196/
Dextended.json7 …"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache …
14 …"PublicDescription": "A directory write to the Level-1 I-Cache directory where the returned cache …
42 …"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache …
49 …"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache …
56 …"PublicDescription": "A directory write to the Level-1 I-Cache directory where the returned cache …
63 …"PublicDescription": "A directory write to the Level-1 D-Cache where the line was originally in a …
70 …"PublicDescription": "A directory write to the Level-1 D-Cache directory where the returned cache …
77 …"PublicDescription": "A directory write to the Level-1 I-Cache directory where the returned cache …
91 …"PublicDescription": "A directory write to the Level-1 D-Cache where the installed cache line was …
98 …"PublicDescription": "A directory write to the Level-1 I-Cache where the installed cache line was …
[all …]

12345678910>>...159