Home
last modified time | relevance | path

Searched full:stages (Results 1 – 25 of 237) sorted by relevance

12345678910

/Linux-v5.15/drivers/staging/media/atomisp/pci/runtime/pipeline/src/
Dpipeline.c247 s = pipeline->stages; in ia_css_pipeline_clean()
283 last = pipeline->stages; in ia_css_pipeline_create_and_add_stage()
306 /* Do this only for ISP stages*/ in ia_css_pipeline_create_and_add_stage()
325 pipeline->stages = new_stage; in ia_css_pipeline_create_and_add_stage()
343 for (stage = pipeline->stages; stage; stage = stage->next) { in ia_css_pipeline_finalize_stages()
363 for (s = pipeline->stages; s; s = s->next) { in ia_css_pipeline_get_stage()
382 for (s = pipeline->stages; s; s = s->next) { in ia_css_pipeline_get_stage_from_fw()
402 for (s = pipeline->stages; s; s = s->next) { in ia_css_pipeline_get_fw_from_stage()
425 for (s = pipeline->stages; s; s = s->next) { in ia_css_pipeline_get_output_stage()
490 * we use a pipeline. A pipeline contains a number of stages, each with
[all …]
/Linux-v5.15/drivers/staging/media/atomisp/pci/runtime/pipeline/interface/
Dia_css_pipeline.h42 /* Pipeline of n stages to be executed on SP/ISP per stage */
47 struct ia_css_pipeline_stage *stages; member
143 /* @brief clean all the stages pipeline and make it as new
167 /* @brief Finalize the stages in a pipeline
172 * This API is expected to be called after adding all stages
/Linux-v5.15/tools/testing/selftests/tc-testing/
DREADME79 A test case has four stages:
86 The setup and teardown stages can run zero or more commands. The setup
89 can be run next. These two stages require any commands run to return
92 The execute and verify stages each run one command. The execute stage
201 adjust-command (runs in all stages and receives the stage name)
213 The stages are identified by the following strings:
/Linux-v5.15/arch/ia64/lib/
Dcopy_page_mck.S29 * has 2*PREFETCH_DIST+K stages. The first PREFETCH_DIST stages are used for prefetching
30 * source cache-lines. The second PREFETCH_DIST stages are used for prefetching destination
31 * cache-lines, the last K stages are used to copy the cache-line words not copied by
140 mov ar.ec = N // # of stages in pipeline
/Linux-v5.15/drivers/watchdog/
Dsbsa_gwdt.c18 * or a two stages watchdog, it's set up by the module parameter "action".
21 * In the two stages mode, when the timeout is reached, the first signal (WS0)
29 * if action is 1 (the two stages mode):
37 * Note: Since this watchdog timer has two stages, and each stage is determined
39 * stages mode, the timeout is WOR. The maximum timeout in the two stages mode
/Linux-v5.15/Documentation/ABI/testing/
Dsysfs-bus-iio-health-afe440x6 Get measured values from the ADC for these stages. Y is the
30 stages. The values are expressed in 5-bit sign-magnitude.
/Linux-v5.15/Documentation/devicetree/bindings/sound/
Dti,tas5086.txt28 stages connected to the PWM output pins work. Not all
29 power stages are compatible to Mid-Z - please refer
/Linux-v5.15/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_ctl.c68 int stages = -EINVAL; in _mixer_stages() local
72 stages = mixer[i].sblk->maxblendstages; in _mixer_stages()
77 return stages; in _mixer_stages()
366 int stages; in dpu_hw_ctl_setup_blendstage() local
369 stages = _mixer_stages(ctx->mixer_hw_caps, ctx->mixer_count, lm); in dpu_hw_ctl_setup_blendstage()
370 if (stages < 0) in dpu_hw_ctl_setup_blendstage()
384 for (i = 0; i <= stages; i++) { in dpu_hw_ctl_setup_blendstage()
/Linux-v5.15/drivers/spi/
Dspi-sh-msiof.c137 #define SIFCTR_TFWM_64 (0 << 29) /* Transfer Request when 64 empty stages */
138 #define SIFCTR_TFWM_32 (1 << 29) /* Transfer Request when 32 empty stages */
139 #define SIFCTR_TFWM_24 (2 << 29) /* Transfer Request when 24 empty stages */
140 #define SIFCTR_TFWM_16 (3 << 29) /* Transfer Request when 16 empty stages */
141 #define SIFCTR_TFWM_12 (4 << 29) /* Transfer Request when 12 empty stages */
142 #define SIFCTR_TFWM_8 (5 << 29) /* Transfer Request when 8 empty stages */
143 #define SIFCTR_TFWM_4 (6 << 29) /* Transfer Request when 4 empty stages */
149 #define SIFCTR_RFWM_1 (0 << 13) /* Transfer Request when 1 valid stages */
150 #define SIFCTR_RFWM_4 (1 << 13) /* Transfer Request when 4 valid stages */
151 #define SIFCTR_RFWM_8 (2 << 13) /* Transfer Request when 8 valid stages */
[all …]
/Linux-v5.15/sound/ppc/
Dsnd_ps3.h96 /* how many stages the fifo have */
98 /* fifo size 128 bytes * 8 stages * stereo (2ch) */
/Linux-v5.15/Documentation/devicetree/bindings/mmc/
Dmtk-sd.yaml101 This field has total 32 stages.
110 This field has total 32 stages.
/Linux-v5.15/arch/sh/include/asm/
Dsh_bios.h10 * usually from within the early stages of kernel boot.
/Linux-v5.15/Documentation/arm/sa1100/
Dlart.rst11 is under development, with plenty of others in different stages of
/Linux-v5.15/arch/riscv/
DKconfig.erratas9 code patching is performed once in the boot stages. It means
/Linux-v5.15/Documentation/devicetree/bindings/firmware/
Dnvidia,tegra210-bpmp.txt4 in Tegra210 SoC. It is designed to handle the early stages of the boot
/Linux-v5.15/Documentation/devicetree/bindings/watchdog/
Darm,sbsa-gwdt.yaml14 two stages of timeout have elapsed. A detailed definition of the watchdog
/Linux-v5.15/Documentation/leds/
Dleds-sc27xx.rst11 LED controller, it only supports 4 stages to make a single
/Linux-v5.15/tools/testing/selftests/resctrl/
DREADME34 A test case has four stages:
/Linux-v5.15/drivers/staging/media/atomisp/pci/
Dsh_css_sp.c1218 assert(me->stages); in sh_css_sp_init_pipeline()
1220 first_binary = me->stages->binary; in sh_css_sp_init_pipeline()
1237 /* Count stages */ in sh_css_sp_init_pipeline()
1238 for (stage = me->stages, num = 0; stage; stage = stage->next, num++) { in sh_css_sp_init_pipeline()
1251 if ((me->num_stages == 1) && me->stages && in sh_css_sp_init_pipeline()
1252 (me->stages->sp_func == IA_CSS_PIPELINE_ISYS_COPY)) in sh_css_sp_init_pipeline()
1336 for (stage = me->stages, num = 0; stage; stage = stage->next, num++) { in sh_css_sp_init_pipeline()
1404 * a new pipeline by defining one or more stages with use of variable
/Linux-v5.15/drivers/gpu/drm/i915/gt/
Dintel_reset_types.h15 * flags: Control various stages of the GPU reset
/Linux-v5.15/sound/soc/codecs/
Dlm49453.h39 /* Analog Mixer Input Stages */
45 /* Analog Mixer Output Stages */
/Linux-v5.15/arch/x86/kernel/cpu/
DMakefile6 # Don't trace early stages of a secondary CPU boot
/Linux-v5.15/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_cfg.h44 uint32_t nb_stages; /* number of stages per blender */
/Linux-v5.15/mm/
Dpage_reporting.c109 * The page reporting cycle consists of 4 stages, fill, report, drain, and
110 * idle. We will cycle through the first 3 stages until we cannot obtain a
/Linux-v5.15/tools/testing/selftests/tc-testing/creating-plugins/
DAddingPlugins.txt75 The stages are represented by the following strings:

12345678910