Home
last modified time | relevance | path

Searched full:sdhc (Results 1 – 25 of 101) sorted by relevance

12345

/Linux-v5.15/Documentation/devicetree/bindings/mmc/
Damlogic,meson-mx-sdhc.yaml4 $id: http://devicetree.org/schemas/mmc/amlogic,meson-mx-sdhc.yaml#
7 title: Amlogic Meson SDHC controller Device Tree Bindings
16 The SDHC MMC host controller on Amlogic SoCs provides an eMMC and MMC
24 - amlogic,meson8-sdhc
25 - amlogic,meson8b-sdhc
26 - amlogic,meson8m2-sdhc
27 - const: amlogic,meson-mx-sdhc
60 sdhc: mmc@8e00 {
61 compatible = "amlogic,meson8-sdhc", "amlogic,meson-mx-sdhc";
Dmarvell,xenon-sdhci.txt6 Each SDHC is independent and owns independent resources, such as register sets,
8 Each SDHC should have an independent device tree node.
19 Array of clocks required for SDHC.
39 - marvell,xenon-sdhc-id:
40 Indicate the corresponding bit index of current SDHC in
41 SDHC System Operation Control Register Bit[7:0].
42 Set/clear the corresponding bit to enable/disable current SDHC.
43 If Xenon IP contains only one SDHC, this property is optional.
55 It doesn't stand for the entire SDHC type or property.
56 For example, "emmc 5.1 phy" doesn't mean that this Xenon SDHC only
[all …]
Dsdhci-msm.txt33 - CQE register map (Optional, CQE support is present on SDHC instance meant
68 - interconnect-names: For sdhc, we have two main paths.
69 1. Data path : sdhc to ddr
70 2. Config path : cpu to sdhc
72 is "sdhc-ddr" and for config interconnect path it is
73 "cpu-sdhc".
96 interconnect-names = "sdhc-ddr","cpu-sdhc";
Dvt8500-sdmmc.txt7 - compatible: Should be "wm,wm8505-sdhc".
15 sdhc@d800a000 {
16 compatible = "wm,wm8505-sdhc";
19 clocks = <&sdhc>;
/Linux-v5.15/drivers/mmc/host/
Dsdhci-xenon.c3 * Driver for Marvell Xenon SDHC as a platform device
59 /* Get the bit shift basing on the SDHC index */ in xenon_set_sdclk_off_idle()
82 /* Enable this SDHC */
100 /* Disable this SDHC */
422 * sdhc-id: the index of current SDHC.
441 if (!device_property_read_u32(dev, "marvell,xenon-sdhc-id", &sdhc_id)) { in xenon_probe_params()
445 dev_err(mmc_dev(mmc), "SDHC Index %d exceeds Number of SDHCs %d\n", in xenon_probe_params()
472 /* Enable SDHC */ in xenon_sdhc_prepare()
495 /* disable SDHC */ in xenon_sdhc_unprepare()
723 MODULE_DESCRIPTION("SDHCI platform driver for Marvell Xenon SDHC");
Dsdhci-xenon.h11 /* Register Offset of Xenon SDHC self-defined register */
65 /* idx of SDHC */
83 * record the current ios setting of Xenon SDHC.
DMakefile66 meson-mx-sdhc-objs := meson-mx-sdhc-clkc.o meson-mx-sdhc-mmc.o
67 obj-$(CONFIG_MMC_MESON_MX_SDHC) += meson-mx-sdhc.o
Dmeson-mx-sdhc-mmc.c3 * Amlogic Meson6/Meson8/Meson8b/Meson8m2 SDHC MMC host controller driver.
26 #include "meson-mx-sdhc.h"
886 .compatible = "amlogic,meson8-sdhc",
890 .compatible = "amlogic,meson8b-sdhc",
894 .compatible = "amlogic,meson8m2-sdhc",
905 .name = "meson-mx-sdhc",
913 MODULE_DESCRIPTION("Meson6, Meson8, Meson8b and Meson8m2 SDHC Host Driver");
Dmeson-mx-sdhc-clkc.c3 * Amlogic Meson SDHC clock controller
13 #include "meson-mx-sdhc.h"
/Linux-v5.15/arch/arm/boot/dts/
Dmeson8m2.dtsi87 &sdhc {
88 compatible = "amlogic,meson8m2-sdhc", "amlogic,meson-mx-sdhc";
Dwm8650.dtsi164 clksdhc: sdhc {
194 sdhc@d800a000 {
195 compatible = "wm,wm8505-sdhc";
Dwm8505.dtsi192 clksdhc: sdhc {
286 sdhc@d800a000 {
287 compatible = "wm,wm8505-sdhc";
Dwm8850.dtsi206 clksdhc: sdhc {
297 sdhc@d800a000 {
298 compatible = "wm,wm8505-sdhc";
Dwm8750.dtsi211 clksdhc: sdhc {
326 sdhc@d800a000 {
327 compatible = "wm,wm8505-sdhc";
/Linux-v5.15/arch/powerpc/boot/dts/fsl/
Dqoriq-esdhc-0.dtsi35 sdhc: sdhc@114000 { label
Db4420si-pre.dtsi57 sdhc = &sdhc;
Dt102xsi-pre.dtsi59 sdhc = &sdhc;
Db4860si-pre.dtsi57 sdhc = &sdhc;
Dp5020si-pre.dtsi61 sdhc = &sdhc;
Dt104xsi-pre.dtsi58 sdhc = &sdhc;
Dt208xsi-pre.dtsi74 sdhc = &sdhc;
Dp2041si-pre.dtsi60 sdhc = &sdhc;
Dp3041si-pre.dtsi61 sdhc = &sdhc;
Dp5040si-pre.dtsi60 sdhc = &sdhc;
/Linux-v5.15/Documentation/devicetree/bindings/clock/
Dvt8500.txt66 sdhc: sdhc {

12345