Home
last modified time | relevance | path

Searched full:pipeline (Results 1 – 25 of 581) sorted by relevance

12345678910>>...24

/Linux-v5.15/drivers/staging/media/atomisp/pci/runtime/pipeline/interface/
Dia_css_pipeline.h25 /* Pipeline stage to be executed on SP/ISP */
42 /* Pipeline of n stages to be executed on SP/ISP per stage */
71 /* Stage descriptor used to create a new stage in the pipeline */
83 /* @brief initialize the pipeline module
87 * Initializes the pipeline module. This API has to be called
88 * before any operation on the pipeline module is done
92 /* @brief initialize the pipeline structure with default values
94 * @param[out] pipeline structure to be initialized with defaults
96 * @param[in] pipe_num Number that uniquely identifies a pipeline.
99 * Initializes the pipeline structure with a set of default values.
[all …]
/Linux-v5.15/tools/perf/pmu-events/arch/arm64/fujitsu/a64fx/
Dpipeline.json9 "PublicDescription": "This event counts valid cycles of EAGA pipeline.",
12 "BriefDescription": "This event counts valid cycles of EAGA pipeline."
15 "PublicDescription": "This event counts valid cycles of EAGB pipeline.",
18 "BriefDescription": "This event counts valid cycles of EAGB pipeline."
21 "PublicDescription": "This event counts valid cycles of EXA pipeline.",
24 "BriefDescription": "This event counts valid cycles of EXA pipeline."
27 "PublicDescription": "This event counts valid cycles of EXB pipeline.",
30 "BriefDescription": "This event counts valid cycles of EXB pipeline."
33 "PublicDescription": "This event counts valid cycles of FLA pipeline.",
36 "BriefDescription": "This event counts valid cycles of FLA pipeline."
[all …]
/Linux-v5.15/drivers/staging/media/atomisp/pci/runtime/pipeline/src/
Dpipeline.c44 struct ia_css_pipeline *pipeline,
53 static void ia_css_pipeline_set_zoom_stage(struct ia_css_pipeline *pipeline);
66 struct ia_css_pipeline *pipeline, in ia_css_pipeline_create() argument
71 assert(pipeline); in ia_css_pipeline_create()
72 IA_CSS_ENTER_PRIVATE("pipeline = %p, pipe_id = %d, pipe_num = %d, dvs_frame_delay = %d", in ia_css_pipeline_create()
73 pipeline, pipe_id, pipe_num, dvs_frame_delay); in ia_css_pipeline_create()
74 if (!pipeline) { in ia_css_pipeline_create()
79 pipeline_init_defaults(pipeline, pipe_id, pipe_num, dvs_frame_delay); in ia_css_pipeline_create()
102 /* @brief destroy a pipeline
104 * @param[in] pipeline
[all …]
/Linux-v5.15/drivers/gpu/drm/xen/
Dxen_drm_front_kms.c92 static void send_pending_event(struct xen_drm_front_drm_pipeline *pipeline) in send_pending_event() argument
94 struct drm_crtc *crtc = &pipeline->pipe.crtc; in send_pending_event()
99 if (pipeline->pending_event) in send_pending_event()
100 drm_crtc_send_vblank_event(crtc, pipeline->pending_event); in send_pending_event()
101 pipeline->pending_event = NULL; in send_pending_event()
109 struct xen_drm_front_drm_pipeline *pipeline = in display_enable() local
118 ret = xen_drm_front_mode_set(pipeline, crtc->x, crtc->y, in display_enable()
125 pipeline->conn_connected = false; in display_enable()
133 struct xen_drm_front_drm_pipeline *pipeline = in display_disable() local
138 ret = xen_drm_front_mode_set(pipeline, 0, 0, 0, 0, 0, in display_disable()
[all …]
Dxen_drm_front_conn.c49 struct xen_drm_front_drm_pipeline *pipeline = in connector_detect() local
53 pipeline->conn_connected = false; in connector_detect()
55 return pipeline->conn_connected ? connector_status_connected : in connector_detect()
63 struct xen_drm_front_drm_pipeline *pipeline = in connector_get_modes() local
74 videomode.hactive = pipeline->width; in connector_get_modes()
75 videomode.vactive = pipeline->height; in connector_get_modes()
104 struct xen_drm_front_drm_pipeline *pipeline = in xen_drm_front_conn_init() local
109 pipeline->conn_connected = true; in xen_drm_front_conn_init()
/Linux-v5.15/drivers/isdn/mISDN/
Ddsp_pipeline.c158 int dsp_pipeline_init(struct dsp_pipeline *pipeline) in dsp_pipeline_init() argument
160 if (!pipeline) in dsp_pipeline_init()
163 INIT_LIST_HEAD(&pipeline->list); in dsp_pipeline_init()
168 static inline void _dsp_pipeline_destroy(struct dsp_pipeline *pipeline) in _dsp_pipeline_destroy() argument
172 list_for_each_entry_safe(entry, n, &pipeline->list, list) { in _dsp_pipeline_destroy()
175 dsp_hwec_disable(container_of(pipeline, struct dsp, in _dsp_pipeline_destroy()
176 pipeline)); in _dsp_pipeline_destroy()
183 void dsp_pipeline_destroy(struct dsp_pipeline *pipeline) in dsp_pipeline_destroy() argument
186 if (!pipeline) in dsp_pipeline_destroy()
189 _dsp_pipeline_destroy(pipeline); in dsp_pipeline_destroy()
[all …]
/Linux-v5.15/Documentation/gpu/
Dkomeda-kms.rst15 architecture. A display pipeline is made up of multiple individual and
16 functional pipeline stages called components, and every component has some
17 specific capabilities that can give the flowed pipeline pixel data a
24 Layer is the first pipeline stage, which prepares the pixel data for the next
58 Final stage of display pipeline, Timing controller is not for the pixel
76 Possible D71 Pipeline usage
94 Single pipeline data flow
98 :alt: Single pipeline digraph
99 :caption: Single pipeline data flow
140 Dual pipeline with Slave enabled
[all …]
/Linux-v5.15/tools/perf/pmu-events/arch/powerpc/power10/
Dpipeline.json45 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline finished at dispatch a…
60 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was a lwsync waiting t…
80 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was dispatched but not…
95 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline required special handl…
100 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was waiting for a load…
115 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was executing in the V…
120 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was a stcx waiting for…
125 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was executing in any u…
135 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline (NTC) finishes. Note t…
150 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was waiting to finish …
[all …]
Dcache.json5 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was waiting for a load…
10 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was waiting for a load…
15 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was waiting for a load…
20 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was finishing a load a…
35 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was waiting for a load…
40 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was a load instruction…
45 …"BriefDescription": "Cycles in which the oldest instruction in the pipeline was a PTESYNC instruct…
/Linux-v5.15/drivers/media/platform/vsp1/
Dvsp1_pipe.h3 * vsp1_pipe.h -- R-Car VSP1 Pipeline
84 * struct vsp1_pipeline - A VSP1 hardware pipeline
85 * @pipe: the media pipeline
86 * @irqlock: protects the pipeline state
90 * @lock: protects the pipeline use count and stream count
91 * @kref: pipeline reference count
96 * @inputs: array of RPFs in the pipeline (indexed by RPF index)
97 * @output: WPF at the output of the pipeline
104 * @entities: list of entities in the pipeline
107 * @interlaced: True when the pipeline is configured in interlaced mode
[all …]
Dvsp1_drm.c56 * Pipeline Configuration
60 * Insert the UIF in the pipeline between the prev and next entities. If no UIF
264 * The BRx might be acquired by the other pipeline in in vsp1_du_pipeline_setup_brx()
266 * of entities for this pipeline. The other pipeline's in vsp1_du_pipeline_setup_brx()
270 * However, if the other pipeline doesn't acquire our in vsp1_du_pipeline_setup_brx()
273 * the pipeline. To solve this, store the released BRx in vsp1_du_pipeline_setup_brx()
275 * if it isn't acquired by the other pipeline. in vsp1_du_pipeline_setup_brx()
286 * If the BRx we need is in use, force the owner pipeline to in vsp1_du_pipeline_setup_brx()
306 "DRM pipeline %u reconfiguration timeout\n", in vsp1_du_pipeline_setup_brx()
312 * by the other pipeline, add it back to the entities list (with in vsp1_du_pipeline_setup_brx()
[all …]
/Linux-v5.15/drivers/net/wireless/ti/wl18xx/
Ddebugfs.c143 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, hs_tx_stat_fifo_int, "%u");
144 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, enc_tx_stat_fifo_int, "%u");
145 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, enc_rx_stat_fifo_int, "%u");
146 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, rx_complete_stat_fifo_int, "%u");
147 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, pre_proc_swi, "%u");
148 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, post_proc_swi, "%u");
149 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, sec_frag_swi, "%u");
150 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, pre_to_defrag_swi, "%u");
151 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, defrag_to_rx_xfer_swi, "%u");
152 WL18XX_DEBUGFS_FWSTATS_FILE(pipeline, dec_packet_in, "%u");
[all …]
/Linux-v5.15/drivers/media/test-drivers/vimc/
Dvimc-streamer.c42 * @stream: the pointer to the stream structure with the pipeline to be
45 * Calls s_stream to disable the stream in each entity of the pipeline
73 * construct the pipeline used later on the streamer thread.
75 * the pipeline.
107 /* Check if the end of the pipeline was reached */ in vimc_streamer_pipeline_init()
120 /* Get the next device in the pipeline */ in vimc_streamer_pipeline_init()
137 * vimc_streamer_thread - Process frames through the pipeline
142 * the next one of the pipeline at a fixed framerate.
176 * vimc_streamer_s_stream - Start/stop the streaming on the media pipeline
184 * pipeline, creates and runs a kthread to consume buffers through the pipeline.
[all …]
/Linux-v5.15/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_crtc.c93 struct mdp5_pipeline *pipeline = &mdp5_cstate->pipeline; in crtc_flush() local
100 return mdp5_ctl_commit(ctl, pipeline, flush_mask, start); in crtc_flush()
125 mixer = mdp5_cstate->pipeline.mixer; in crtc_flush_all()
128 r_mixer = mdp5_cstate->pipeline.r_mixer; in crtc_flush_all()
139 struct mdp5_pipeline *pipeline = &mdp5_cstate->pipeline; in complete_flip() local
157 mdp5_ctl_blend(ctl, pipeline, NULL, NULL, 0, 0); in complete_flip()
216 struct mdp5_pipeline *pipeline = &mdp5_cstate->pipeline; in blend_setup() local
221 struct mdp5_hw_mixer *mixer = pipeline->mixer; in blend_setup()
223 struct mdp5_hw_mixer *r_mixer = pipeline->r_mixer; in blend_setup()
357 mdp5_ctl_blend(ctl, pipeline, stage, r_stage, plane_cnt, in blend_setup()
[all …]
Dmdp5_ctl.c135 static void set_ctl_op(struct mdp5_ctl *ctl, struct mdp5_pipeline *pipeline) in set_ctl_op() argument
138 struct mdp5_interface *intf = pipeline->intf; in set_ctl_op()
159 if (pipeline->r_mixer) in set_ctl_op()
168 int mdp5_ctl_set_pipeline(struct mdp5_ctl *ctl, struct mdp5_pipeline *pipeline) in mdp5_ctl_set_pipeline() argument
171 struct mdp5_interface *intf = pipeline->intf; in mdp5_ctl_set_pipeline()
177 set_ctl_op(ctl, pipeline); in mdp5_ctl_set_pipeline()
183 struct mdp5_pipeline *pipeline) in start_signal_needed() argument
185 struct mdp5_interface *intf = pipeline->intf; in start_signal_needed()
203 * For a given control operation (display pipeline), a START signal needs to be
220 * @pipeline: the encoder's INTF + MIXER configuration
[all …]
/Linux-v5.15/drivers/media/platform/xilinx/
Dxilinx-dma.c82 * Pipeline Stream Management
86 * xvip_pipeline_start_stop - Start ot stop streaming on a pipeline
87 * @pipe: The pipeline
88 * @start: Start (when true) or stop (when false) the pipeline
90 * Walk the entities chain starting at the pipeline output video node and start
126 * xvip_pipeline_set_stream - Enable/disable streaming on a pipeline
127 * @pipe: The pipeline
130 * The pipeline is shared between all DMA engines connect at its input and
133 * all entities in the pipeline. For this reason the pipeline uses a streaming
138 * the pipeline streaming count. If the streaming count reaches the number of
[all …]
Dxilinx-dma.h29 * struct xvip_pipeline - Xilinx Video IP pipeline structure
30 * @pipe: media pipeline
31 * @lock: protects the pipeline @stream_count
32 * @use_count: number of DMA engines using the pipeline
34 * @num_dmas: number of DMA engines in the pipeline
35 * @output: DMA engine at the output of the pipeline
59 * @pipe: pipeline belonging to the DMA channel
/Linux-v5.15/Documentation/devicetree/bindings/display/
Darm,komeda.txt18 Required properties for sub-node: pipeline@nq
19 Each device contains one or two pipeline sub-nodes (at least one), each
20 pipeline node should provide properties:
21 - reg: Zero-indexed identifier for the pipeline
27 - port: each pipeline connect to an encoder input port. The connection is
53 dp0_pipe0: pipeline@0 {
65 dp0_pipe1: pipeline@1 {
Dsimple-framebuffer.yaml100 allwinner,pipeline:
101 description: Pipeline used by the framebuffer on Allwinner SoCs
116 amlogic,pipeline:
117 description: Pipeline used by the framebuffer on Amlogic SoCs
143 - allwinner,pipeline
153 - amlogic,pipeline
171 allwinner,pipeline = "de_be0-lcd0";
/Linux-v5.15/drivers/gpu/drm/arm/display/komeda/
Dkomeda_pipeline.h21 /* pipeline component IDs */
76 * component into the display pipeline.
82 /** @pipeline: the komeda pipeline this component belongs to */
83 struct komeda_pipeline *pipeline; member
119 * pipeline.
385 * Represent a complete display pipeline and hold all functional components.
388 /** @obj: link pipeline as private obj of drm_atomic_state */
394 /** @id: pipeline id */
396 /** @avail_comps: available components mask of pipeline */
401 * When disable the pipeline, some components can not be disabled
[all …]
/Linux-v5.15/Documentation/userspace-api/media/v4l/
Ddev-subdev.rst95 responsible for configuring every block in the video pipeline according
96 to the requested format at the pipeline input and/or output.
99 image sizes at the output of a pipeline can be achieved using different
101 :ref:`pipeline-scaling`, where image scaling can be performed on both
107 .. kernel-figure:: pipeline.dot
108 :alt: pipeline.dot
113 High quality and high speed pipeline configuration
119 Depending on the use case (quality vs. speed), the pipeline must be
121 every point in the pipeline explicitly.
131 whole pipeline and making sure that connected pads have compatible
[all …]
/Linux-v5.15/include/media/
Dv4l2-mc.h51 * start a pipeline between the media source and the media
67 * active media pipeline between the media source and the
143 * v4l2_pipeline_pm_get - Increase the use count of a pipeline
144 * @entity: The root entity of a pipeline
146 * Update the use count of all entities in the pipeline and power entities on.
157 * v4l2_pipeline_pm_put - Decrease the use count of a pipeline
158 * @entity: The root entity of a pipeline
160 * Update the use count of all entities in the pipeline and power entities off.
/Linux-v5.15/drivers/media/platform/omap3isp/
Dispvideo.h72 /* The pipeline is currently streaming. */
77 * struct isp_pipeline - An ISP hardware pipeline
78 * @field: The field being processed by the pipeline
80 * @ent_enum: Entities in the pipeline
84 spinlock_t lock; /* Pipeline state and queue flags */
165 /* Pipeline state */
167 struct mutex stream_lock; /* pipeline and stream states */
/Linux-v5.15/drivers/net/ipa/
Dipa_cmd.h130 * @clear_full: Pipeline clear option; true means full pipeline clear
147 * ipa_cmd_pipeline_clear_add() - Add pipeline clear commands to a transaction
153 * ipa_cmd_pipeline_clear_count() - # commands required to clear pipeline
156 * to hold commands to clear the pipeline
161 * ipa_cmd_pipeline_clear_wait() - Wait pipeline clear to complete
167 * ipa_cmd_pipeline_clear() - Clear the hardware pipeline
/Linux-v5.15/sound/soc/sof/
Dsof-audio.c152 const struct sof_ipc_pipe_new *pipeline = in snd_sof_pipeline_find() local
154 if (pipeline->pipeline_id == pipeline_id) in snd_sof_pipeline_find()
155 return pipeline; in snd_sof_pipeline_find()
166 struct sof_ipc_pipe_new *pipeline; in sof_restore_pipelines() local
173 /* restore pipeline components */ in sof_restore_pipelines()
216 * Therefore upon resume, create the pipeline comp in sof_restore_pipelines()
217 * and power up the core that the pipeline is in sof_restore_pipelines()
220 pipeline = swidget->private; in sof_restore_pipelines()
221 ret = sof_load_pipeline_ipc(dev, pipeline, &r); in sof_restore_pipelines()
239 /* restore pipeline connections */ in sof_restore_pipelines()
[all …]

12345678910>>...24