Searched full:msdc (Results 1 – 9 of 9) sorted by relevance
| /Linux-v5.15/Documentation/devicetree/bindings/arm/mediatek/ |
| D | mediatek,mt8192-clock.yaml | 27 - mediatek,mt8192-msdc
111 msdc: clock-controller@11f60000 {
112 compatible = "mediatek,mt8192-msdc";
|
| /Linux-v5.15/drivers/clk/mediatek/ |
| D | clk-mt8192-msdc.c | 67 .compatible = "mediatek,mt8192-msdc",
80 .name = "clk-mt8192-msdc",
|
| D | Kconfig | 555 bool "Clock driver for MediaTek MT8192 msdc"
558 This driver supports MediaTek MT8192 msdc and msdc_top clocks.
|
| D | Makefile | 79 obj-$(CONFIG_COMMON_CLK_MT8192_MSDC) += clk-mt8192-msdc.o
|
| /Linux-v5.15/Documentation/devicetree/bindings/mmc/ |
| D | mtk-sd.yaml | 7 title: MTK MSDC Storage Host Controller Binding
48 - description: msdc subsys clock gate (required for MT8192).
|
| /Linux-v5.15/include/dt-bindings/clock/ |
| D | mt8192-clk.h | 412 /* MSDC */
|
| /Linux-v5.15/drivers/mmc/host/ |
| D | mtk-sd.c | 439 struct clk *src_clk; /* msdc source clock */
440 struct clk *h_clk; /* msdc h_clk */
442 struct clk *src_clk_cg; /* msdc source clock control gate */
443 struct clk *sys_clk_cg; /* msdc subsys clock control gate */
2130 * MSDC IP which supports data tune + async fifo can do CMD/DAT tune
2789 .name = "mtk-msdc",
|
| /Linux-v5.15/drivers/pinctrl/mediatek/ |
| D | pinctrl-mt7623.c | 812 /* MSDC */
1353 {"msdc", mt7623_msdc_groups, ARRAY_SIZE(mt7623_msdc_groups)},
|
| /Linux-v5.15/fs/ceph/ |
| D | super.h | 371 * or msdc->cap_dirty_lock. List presence can also be checked while
|
