Home
last modified time | relevance | path

Searched full:core0 (Results 1 – 25 of 93) sorted by relevance

1234

/Linux-v5.15/drivers/remoteproc/
Dti_k3_r5_remoteproc.c387 * The Single-CPU mode on applicable SoCs (eg: AM64x) only uses Core0 to
390 * private to each core. Only Core0 needs to be unhalted for running the
456 * both cores, but with only Core0 unhalted. This function re-uses the same
484 * mode requires the boot vector to be configured only for Core0, and then
486 * first followed by Core0. The Split-mode requires that Core0 to be maintained
488 * always only after Core0 is started).
490 * The Single-CPU mode on applicable SoCs (eg: AM64x) only uses Core0 to execute
491 * code, so only Core0 needs to be unhalted. The function uses the same logic
573 * performed first on Core0 followed by Core1. The Split-mode requires that
574 * Core0 to be maintained always in a higher power state that Core1 (implying
[all …]
/Linux-v5.15/arch/powerpc/boot/dts/fsl/
Dp1020rdb-pc_camp_core0.dts3 * P1020 RDB-PC Core0 Device Tree Source in CAMP mode.
7 * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
10 * Please note to add "-b 0" for core0's dts compiling.
Dmpc8572ds_camp_core0.dts3 * MPC8572 DS Core0 Device Tree Source in CAMP mode.
7 * This dts file allows core0 to have memory, l2, i2c, dma1, global-util, eth0,
/Linux-v5.15/Documentation/devicetree/bindings/gpu/
Dbrcm,bcm-v3d.yaml25 - description: core0 register (required)
33 - const: core0
69 reg-names = "hub", "core0", "bridge", "gca";
/Linux-v5.15/Documentation/devicetree/bindings/media/
Dqcom,sdm845-venus-v2.yaml58 video-core0:
106 - video-core0
138 video-core0 {
Dqcom,sdm845-venus.yaml45 video-core0:
120 - video-core0
143 video-core0 {
/Linux-v5.15/arch/arm/boot/dts/
Daxm5516-cpus.dtsi15 core0 {
29 core0 {
43 core0 {
57 core0 {
Dexynos5420-cpus.dtsi27 core0 {
42 core0 {
Dexynos5422-cpus.dtsi26 core0 {
41 core0 {
Dmt8135.dtsi22 core0 {
31 core0 {
/Linux-v5.15/Documentation/devicetree/bindings/cpu/
Dcpu-topology.txt194 core0 {
214 core0 {
236 core0 {
255 core0 {
413 core0 {
428 core0 {
507 core0 {
/Linux-v5.15/arch/arm64/boot/dts/hisilicon/
Dhip05.dtsi27 core0 {
41 core0 {
55 core0 {
69 core0 {
Dhip07.dtsi27 core0 {
42 core0 {
57 core0 {
72 core0 {
87 core0 {
102 core0 {
117 core0 {
132 core0 {
147 core0 {
162 core0 {
[all …]
/Linux-v5.15/arch/arm64/boot/dts/amlogic/
Dmeson-g12b.dtsi18 core0 {
28 core0 {
Dmeson-gxm.dtsi15 core0 {
30 core0 {
/Linux-v5.15/arch/arm64/boot/dts/ti/
Dk3-am654.dtsi16 core0 {
26 core0 {
Dk3-j721e-som-p0.dtsi193 mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
207 mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
221 mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
Dk3-j7200.dtsi42 core0 {
156 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
Dk3-j721e.dtsi43 core0 {
168 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
/Linux-v5.15/arch/arm64/boot/dts/freescale/
Dimx8qm.dtsi31 core0 {
46 core0 {
/Linux-v5.15/sound/soc/intel/skylake/
Dbxt-sst.c113 dev_err(ctx->dev, "dsp core0/1 power up failed\n"); in sst_bxt_prepare_fw()
121 /* Step 3: Unset core0 reset state & unstall/run core0 */ in sst_bxt_prepare_fw()
299 "D0i3 allowed when only core0 running:Exit\n"); in bxt_set_dsp_D0i3()
451 dev_err(ctx->dev, "Failed to set core0 to D0 state\n"); in bxt_set_dsp_D0()
Dskl-sst-dsp.c281 dev_err(ctx->dev, "dsp core0 reset fail: %d\n", ret); in skl_dsp_boot()
287 dev_err(ctx->dev, "dsp core0 start fail: %d\n", ret); in skl_dsp_boot()
293 dev_err(ctx->dev, "dsp core0 disable fail: %d\n", ret); in skl_dsp_boot()
Dskl-sst-dsp.h76 /* Core ID of core0 */
84 * since Core0 is primary core and it is used often
/Linux-v5.15/Documentation/devicetree/bindings/remoteproc/
Dti,k3-r5f-rproc.yaml21 called "Single-CPU" mode, where only Core0 is used, but with ability to use
129 # The following properties are mandatory for R5F Core0 in both LockStep and Split
253 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
/Linux-v5.15/drivers/hwmon/
Dk8temp.c172 scfg &= ~(SEL_PLACE | SEL_CORE); /* Select sensor 0, core0 */ in k8temp_probe()
188 scfg &= ~SEL_CORE; /* Select sensor 1, core0 */ in k8temp_probe()

1234